Release 4.15 arch/x86/kernel/irq.c

/*
 * Common interrupt code for 32 and 64 bit
 */
#include <linux/cpu.h>
#include <linux/interrupt.h>
#include <linux/kernel_stat.h>
#include <linux/of.h>
#include <linux/seq_file.h>
#include <linux/smp.h>
#include <linux/ftrace.h>
#include <linux/delay.h>
#include <linux/export.h>

#include <asm/apic.h>
#include <asm/io_apic.h>
#include <asm/irq.h>
#include <asm/mce.h>
#include <asm/hw_irq.h>
#include <asm/desc.h>


#define CREATE_TRACE_POINTS
#include <asm/trace/irq_vectors.h>

DEFINE_PER_CPU_SHARED_ALIGNED(irq_cpustat_t, irq_stat);

EXPORT_PER_CPU_SYMBOL(irq_stat);

DEFINE_PER_CPU(struct pt_regs *, irq_regs);

EXPORT_PER_CPU_SYMBOL(irq_regs);


atomic_t irq_err_count;

/*
 * 'what should we do if we get a hw irq event on an illegal vector'.
 * each architecture has to answer this themselves.
 */


void ack_bad_irq(unsigned int irq)
{
	if (printk_ratelimit())
		pr_err("unexpected IRQ trap at vector %02x\n", irq);

	/*
         * Currently unexpected vectors happen only on SMP and APIC.
         * We _must_ ack these because every local APIC has only N
         * irq slots per priority level, and a 'hanging, unacked' IRQ
         * holds up an irq slot - in excessive cases (when multiple
         * unexpected vectors occur) that might lock up the APIC
         * completely.
         * But only ack when the APIC is enabled -AK
         */
	ack_APIC_irq();
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Thomas Gleixner
19
76.00%
1
50.00%
Cyrill V. Gorcunov
6
24.00%
1
50.00%
Total
25
100.00%
2
100.00%


#define irq_stats(x)		(&per_cpu(irq_stat, x))
/*
 * /proc/interrupts printing for arch specific interrupts
 */


int arch_show_interrupts(struct seq_file *p, int prec)
{
	int j;

	seq_printf(p, "%*s: ", prec, "NMI");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->__nmi_count);
	seq_puts(p, "  Non-maskable interrupts\n");
#ifdef CONFIG_X86_LOCAL_APIC
	seq_printf(p, "%*s: ", prec, "LOC");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->apic_timer_irqs);
	seq_puts(p, "  Local timer interrupts\n");

	seq_printf(p, "%*s: ", prec, "SPU");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->irq_spurious_count);
	seq_puts(p, "  Spurious interrupts\n");
	seq_printf(p, "%*s: ", prec, "PMI");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->apic_perf_irqs);
	seq_puts(p, "  Performance monitoring interrupts\n");
	seq_printf(p, "%*s: ", prec, "IWI");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->apic_irq_work_irqs);
	seq_puts(p, "  IRQ work interrupts\n");
	seq_printf(p, "%*s: ", prec, "RTR");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->icr_read_retry_count);
	seq_puts(p, "  APIC ICR read retries\n");
	if (x86_platform_ipi_callback) {
		seq_printf(p, "%*s: ", prec, "PLT");
		for_each_online_cpu(j)
			seq_printf(p, "%10u ", irq_stats(j)->x86_platform_ipis);
		seq_puts(p, "  Platform interrupts\n");
	}
#endif
#ifdef CONFIG_SMP
	seq_printf(p, "%*s: ", prec, "RES");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->irq_resched_count);
	seq_puts(p, "  Rescheduling interrupts\n");
	seq_printf(p, "%*s: ", prec, "CAL");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->irq_call_count);
	seq_puts(p, "  Function call interrupts\n");
	seq_printf(p, "%*s: ", prec, "TLB");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->irq_tlb_count);
	seq_puts(p, "  TLB shootdowns\n");
#endif
#ifdef CONFIG_X86_THERMAL_VECTOR
	seq_printf(p, "%*s: ", prec, "TRM");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->irq_thermal_count);
	seq_puts(p, "  Thermal event interrupts\n");
#endif
#ifdef CONFIG_X86_MCE_THRESHOLD
	seq_printf(p, "%*s: ", prec, "THR");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->irq_threshold_count);
	seq_puts(p, "  Threshold APIC interrupts\n");
#endif
#ifdef CONFIG_X86_MCE_AMD
	seq_printf(p, "%*s: ", prec, "DFR");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->irq_deferred_error_count);
	seq_puts(p, "  Deferred Error APIC interrupts\n");
#endif
#ifdef CONFIG_X86_MCE
	seq_printf(p, "%*s: ", prec, "MCE");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", per_cpu(mce_exception_count, j));
	seq_puts(p, "  Machine check exceptions\n");
	seq_printf(p, "%*s: ", prec, "MCP");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", per_cpu(mce_poll_count, j));
	seq_puts(p, "  Machine check polls\n");
#endif
#if IS_ENABLED(CONFIG_HYPERV) || defined(CONFIG_XEN)
	if (test_bit(HYPERVISOR_CALLBACK_VECTOR, system_vectors)) {
		seq_printf(p, "%*s: ", prec, "HYP");
		for_each_online_cpu(j)
			seq_printf(p, "%10u ",
				   irq_stats(j)->irq_hv_callback_count);
		seq_puts(p, "  Hypervisor callback interrupts\n");
	}
#endif
	seq_printf(p, "%*s: %10u\n", prec, "ERR", atomic_read(&irq_err_count));
#if defined(CONFIG_X86_IO_APIC)
	seq_printf(p, "%*s: %10u\n", prec, "MIS", atomic_read(&irq_mis_count));
#endif
#ifdef CONFIG_HAVE_KVM
	seq_printf(p, "%*s: ", prec, "PIN");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ", irq_stats(j)->kvm_posted_intr_ipis);
	seq_puts(p, "  Posted-interrupt notification event\n");

	seq_printf(p, "%*s: ", prec, "NPI");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ",
			   irq_stats(j)->kvm_posted_intr_nested_ipis);
	seq_puts(p, "  Nested posted-interrupt event\n");

	seq_printf(p, "%*s: ", prec, "PIW");
	for_each_online_cpu(j)
		seq_printf(p, "%10u ",
			   irq_stats(j)->kvm_posted_intr_wakeup_ipis);
	seq_puts(p, "  Posted-interrupt wakeup event\n");
#endif
	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Thomas Gleixner
321
39.63%
5
15.62%
Feng Wu
77
9.51%
1
3.12%
Andi Kleen
74
9.14%
4
12.50%
Jan Beulich
52
6.42%
3
9.38%
Aravind Gopalakrishnan
41
5.06%
1
3.12%
Dimitri Sivanich
36
4.44%
2
6.25%
Wincy Van
36
4.44%
1
3.12%
Fernando Luis Vázquez Cao
35
4.32%
2
6.25%
Jaswinder Singh Rajput
35
4.32%
1
3.12%
Peter Zijlstra
31
3.83%
2
6.25%
Ingo Molnar
29
3.58%
2
6.25%
Rasmus Villemoes
15
1.85%
1
3.12%
Hidetoshi Seto
11
1.36%
3
9.38%
Vitaly Kuznetsov
10
1.23%
1
3.12%
Luis Henriques
4
0.49%
1
3.12%
Li Hong
2
0.25%
1
3.12%
K. Y. Srinivasan
1
0.12%
1
3.12%
Total
810
100.00%
32
100.00%

/*
 * /proc/stat helpers
 */


u64 arch_irq_stat_cpu(unsigned int cpu)
{
	u64 sum = irq_stats(cpu)->__nmi_count;

#ifdef CONFIG_X86_LOCAL_APIC
	sum += irq_stats(cpu)->apic_timer_irqs;
	sum += irq_stats(cpu)->irq_spurious_count;
	sum += irq_stats(cpu)->apic_perf_irqs;
	sum += irq_stats(cpu)->apic_irq_work_irqs;
	sum += irq_stats(cpu)->icr_read_retry_count;
	if (x86_platform_ipi_callback)
		sum += irq_stats(cpu)->x86_platform_ipis;
#endif
#ifdef CONFIG_SMP
	sum += irq_stats(cpu)->irq_resched_count;
	sum += irq_stats(cpu)->irq_call_count;
#endif
#ifdef CONFIG_X86_THERMAL_VECTOR
	sum += irq_stats(cpu)->irq_thermal_count;
#endif
#ifdef CONFIG_X86_MCE_THRESHOLD
	sum += irq_stats(cpu)->irq_threshold_count;
#endif
#ifdef CONFIG_X86_MCE
	sum += per_cpu(mce_exception_count, cpu);
	sum += per_cpu(mce_poll_count, cpu);
#endif
	return sum;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Thomas Gleixner
83
52.20%
2
13.33%
Hidetoshi Seto
22
13.84%
1
6.67%
Dimitri Sivanich
13
8.18%
2
13.33%
Fernando Luis Vázquez Cao
9
5.66%
2
13.33%
Peter Zijlstra
9
5.66%
2
13.33%
Jaswinder Singh Rajput
9
5.66%
1
6.67%
Ingo Molnar
9
5.66%
2
13.33%
Jan Beulich
3
1.89%
1
6.67%
Andi Kleen
2
1.26%
2
13.33%
Total
159
100.00%
15
100.00%



u64 arch_irq_stat(void)
{
	u64 sum = atomic_read(&irq_err_count);
	return sum;
}


Contributors
Person
Tokens
Prop
Commits
CommitProp
Thomas Gleixner
19
100.00%
1
100.00%
Total
19
100.00%
1
100.00%

/*
 * do_IRQ handles all normal device IRQ's (the special
 * SMP cross-CPU interrupts have their own specific
 * handlers).
 */


__visible unsigned int __irq_entry do_IRQ(struct pt_regs *regs)
{
	struct pt_regs *old_regs = set_irq_regs(regs);
	struct irq_desc * desc;
	/* high bit used in ret_from_ code  */
	unsigned vector = ~regs->orig_ax;

	entering_irq();

	/* entering_irq() tells RCU that we're not quiescent.  Check it. */
	RCU_LOCKDEP_WARN(!rcu_is_watching(), "IRQ failed to wake up RCU");

	desc = __this_cpu_read(vector_irq[vector]);

	if (!handle_irq(desc, regs)) {
		ack_APIC_irq();

		if (desc != VECTOR_RETRIGGERED) {
			pr_emerg_ratelimited("%s: %d.%d No irq handler for vector\n",
					     __func__, smp_processor_id(),
					     vector);
		} else {
			__this_cpu_write(vector_irq[vector], VECTOR_UNUSED);
		}
	}

	exiting_irq();

	set_irq_regs(old_regs);
	return 1;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Jeremy Fitzhardinge
77
64.71%
1
11.11%
Prarit Bhargava
17
14.29%
1
11.11%
Thomas Gleixner
12
10.08%
3
33.33%
Andrew Lutomirski
8
6.72%
1
11.11%
Tejun Heo
2
1.68%
1
11.11%
Linus Torvalds
2
1.68%
1
11.11%
Andi Kleen
1
0.84%
1
11.11%
Total
119
100.00%
9
100.00%

#ifdef CONFIG_X86_LOCAL_APIC
/* Function pointer for generic interrupt vector handling */

void (*x86_platform_ipi_callback)(void) = NULL;
/*
 * Handler for X86_PLATFORM_IPI_VECTOR.
 */


__visible void __irq_entry smp_x86_platform_ipi(struct pt_regs *regs)
{
	struct pt_regs *old_regs = set_irq_regs(regs);

	entering_ack_irq();
	trace_x86_platform_ipi_entry(X86_PLATFORM_IPI_VECTOR);
	inc_irq_stat(x86_platform_ipis);
	if (x86_platform_ipi_callback)
		x86_platform_ipi_callback();
	trace_x86_platform_ipi_exit(X86_PLATFORM_IPI_VECTOR);
	exiting_irq();
	set_irq_regs(old_regs);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Dimitri Sivanich
31
56.36%
2
33.33%
Thomas Gleixner
20
36.36%
1
16.67%
Seiji Aguchi
2
3.64%
1
16.67%
Daniel Bristot de Oliveira
1
1.82%
1
16.67%
Andi Kleen
1
1.82%
1
16.67%
Total
55
100.00%
6
100.00%

#endif

#ifdef CONFIG_HAVE_KVM


static void dummy_handler(void) {}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Feng Wu
7
100.00%
1
100.00%
Total
7
100.00%
1
100.00%


static void (*kvm_posted_intr_wakeup_handler)(void) = dummy_handler;



void kvm_set_posted_intr_wakeup_handler(void (*handler)(void))
{
	if (handler)
		kvm_posted_intr_wakeup_handler = handler;
	else
		kvm_posted_intr_wakeup_handler = dummy_handler;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Feng Wu
27
100.00%
1
100.00%
Total
27
100.00%
1
100.00%


EXPORT_SYMBOL_GPL(kvm_set_posted_intr_wakeup_handler);

/*
 * Handler for POSTED_INTERRUPT_VECTOR.
 */


__visible void smp_kvm_posted_intr_ipi(struct pt_regs *regs)
{
	struct pt_regs *old_regs = set_irq_regs(regs);

	entering_ack_irq();
	inc_irq_stat(kvm_posted_intr_ipis);
	exiting_irq();
	set_irq_regs(old_regs);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Yang Zhang
34
91.89%
1
33.33%
Thomas Gleixner
2
5.41%
1
33.33%
Andi Kleen
1
2.70%
1
33.33%
Total
37
100.00%
3
100.00%

/*
 * Handler for POSTED_INTERRUPT_WAKEUP_VECTOR.
 */


__visible void smp_kvm_posted_intr_wakeup_ipi(struct pt_regs *regs)
{
	struct pt_regs *old_regs = set_irq_regs(regs);

	entering_ack_irq();
	inc_irq_stat(kvm_posted_intr_wakeup_ipis);
	kvm_posted_intr_wakeup_handler();
	exiting_irq();
	set_irq_regs(old_regs);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Feng Wu
40
100.00%
1
100.00%
Total
40
100.00%
1
100.00%

/*
 * Handler for POSTED_INTERRUPT_NESTED_VECTOR.
 */


__visible void smp_kvm_posted_intr_nested_ipi(struct pt_regs *regs)
{
	struct pt_regs *old_regs = set_irq_regs(regs);

	entering_ack_irq();
	inc_irq_stat(kvm_posted_intr_nested_ipis);
	exiting_irq();
	set_irq_regs(old_regs);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Wincy Van
37
100.00%
1
100.00%
Total
37
100.00%
1
100.00%

#endif


#ifdef CONFIG_HOTPLUG_CPU
/* A cpu has been removed from cpu_online_mask.  Reset irq affinities. */


void fixup_irqs(void)
{
	unsigned int irr, vector;
	struct irq_desc *desc;
	struct irq_data *data;
	struct irq_chip *chip;

	irq_migrate_all_off_this_cpu();

	/*
         * We can remove mdelay() and then send spuriuous interrupts to
         * new cpu targets for all the irqs that were handled previously by
         * this cpu. While it works, I have seen spurious interrupt messages
         * (nothing wrong but still...).
         *
         * So for now, retain mdelay(1) and check the IRR and then send those
         * interrupts to new targets as this cpu is already offlined...
         */
	mdelay(1);

	/*
         * We can walk the vector array of this cpu without holding
         * vector_lock because the cpu is already marked !online, so
         * nothing else will touch it.
         */
	for (vector = FIRST_EXTERNAL_VECTOR; vector < NR_VECTORS; vector++) {
		if (IS_ERR_OR_NULL(__this_cpu_read(vector_irq[vector])))
			continue;

		irr = apic_read(APIC_IRR + (vector / 32 * 0x10));
		if (irr  & (1 << (vector % 32))) {
			desc = __this_cpu_read(vector_irq[vector]);

			raw_spin_lock(&desc->lock);
			data = irq_desc_get_irq_data(desc);
			chip = irq_data_get_irq_chip(data);
			if (chip->irq_retrigger) {
				chip->irq_retrigger(data);
				__this_cpu_write(vector_irq[vector], VECTOR_RETRIGGERED);
			}
			raw_spin_unlock(&desc->lock);
		}
		if (__this_cpu_read(vector_irq[vector]) != VECTOR_RETRIGGERED)
			__this_cpu_write(vector_irq[vector], VECTOR_UNUSED);
	}
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Suresh B. Siddha
103
55.68%
2
15.38%
Thomas Gleixner
45
24.32%
8
61.54%
Prarit Bhargava
24
12.97%
1
7.69%
Tomoki Sekiyama
9
4.86%
1
7.69%
Tejun Heo
4
2.16%
1
7.69%
Total
185
100.00%
13
100.00%

#endif
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Thomas Gleixner
569
34.26%
16
22.86%
Feng Wu
169
10.17%
2
2.86%
Suresh B. Siddha
109
6.56%
2
2.86%
Jeremy Fitzhardinge
83
5.00%
1
1.43%
Dimitri Sivanich
81
4.88%
2
2.86%
Andi Kleen
80
4.82%
5
7.14%
Wincy Van
74
4.46%
1
1.43%
Jan Beulich
55
3.31%
3
4.29%
Jaswinder Singh Rajput
47
2.83%
3
4.29%
Ingo Molnar
45
2.71%
6
8.57%
Fernando Luis Vázquez Cao
44
2.65%
2
2.86%
Prarit Bhargava
41
2.47%
1
1.43%
Aravind Gopalakrishnan
41
2.47%
1
1.43%
Peter Zijlstra
40
2.41%
2
2.86%
Yang Zhang
40
2.41%
1
1.43%
Hidetoshi Seto
33
1.99%
3
4.29%
Brian Gerst
26
1.57%
1
1.43%
Rasmus Villemoes
15
0.90%
1
1.43%
Vitaly Kuznetsov
10
0.60%
1
1.43%
Tomoki Sekiyama
9
0.54%
1
1.43%
Andrew Lutomirski
8
0.48%
1
1.43%
Tejun Heo
6
0.36%
1
1.43%
Cyrill V. Gorcunov
6
0.36%
1
1.43%
Seiji Aguchi
5
0.30%
2
2.86%
Luis Henriques
4
0.24%
1
1.43%
Steven Rostedt
3
0.18%
1
1.43%
Yinghai Lu
3
0.18%
1
1.43%
Paul Gortmaker
3
0.18%
1
1.43%
Andres Salomon
3
0.18%
1
1.43%
Jean Delvare
3
0.18%
1
1.43%
Linus Torvalds
2
0.12%
1
1.43%
Li Hong
2
0.12%
1
1.43%
Daniel Bristot de Oliveira
1
0.06%
1
1.43%
K. Y. Srinivasan
1
0.06%
1
1.43%
Total
1661
100.00%
70
100.00%
Directory: arch/x86/kernel

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.