Release 4.15 drivers/gpu/drm/i915/i915_sysfs.c

/*
 * Copyright © 2012 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 * Authors:
 *    Ben Widawsky <ben@bwidawsk.net>
 *
 */

#include <linux/device.h>
#include <linux/module.h>
#include <linux/stat.h>
#include <linux/sysfs.h>
#include "intel_drv.h"
#include "i915_drv.h"



static inline struct drm_i915_private *kdev_minor_to_i915(struct device *kdev)
{
	struct drm_minor *minor = dev_get_drvdata(kdev);
	return to_i915(minor->dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
David Weinehall
30
93.75%
2
66.67%
Dave Airlie
2
6.25%
1
33.33%
Total
32
100.00%
3
100.00%

#ifdef CONFIG_PM


static u32 calc_residency(struct drm_i915_private *dev_priv,
			  i915_reg_t reg)
{
	return DIV_ROUND_CLOSEST_ULL(intel_rc6_residency_us(dev_priv, reg),
				     1000);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
14
51.85%
1
14.29%
Mika Kuoppala
7
25.93%
2
28.57%
David Weinehall
3
11.11%
1
14.29%
Paulo Zanoni
1
3.70%
1
14.29%
Imre Deak
1
3.70%
1
14.29%
Ville Syrjälä
1
3.70%
1
14.29%
Total
27
100.00%
7
100.00%


static ssize_t

show_rc6_mask(struct device *kdev, struct device_attribute *attr, char *buf)
{
	return snprintf(buf, PAGE_SIZE, "%x\n", intel_rc6_enabled());
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
30
90.91%
2
40.00%
Sagar Arun Kamble
1
3.03%
1
20.00%
Chris Wilson
1
3.03%
1
20.00%
Jani Nikula
1
3.03%
1
20.00%
Total
33
100.00%
5
100.00%


static ssize_t

show_rc6_ms(struct device *kdev, struct device_attribute *attr, char *buf)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	u32 rc6_residency = calc_residency(dev_priv, GEN6_GT_GFX_RC6);
	return snprintf(buf, PAGE_SIZE, "%u\n", rc6_residency);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
47
90.38%
2
50.00%
David Weinehall
4
7.69%
1
25.00%
Jani Nikula
1
1.92%
1
25.00%
Total
52
100.00%
4
100.00%


static ssize_t

show_rc6p_ms(struct device *kdev, struct device_attribute *attr, char *buf)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	u32 rc6p_residency = calc_residency(dev_priv, GEN6_GT_GFX_RC6p);
	return snprintf(buf, PAGE_SIZE, "%u\n", rc6p_residency);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
47
90.38%
2
50.00%
David Weinehall
4
7.69%
1
25.00%
Jani Nikula
1
1.92%
1
25.00%
Total
52
100.00%
4
100.00%


static ssize_t

show_rc6pp_ms(struct device *kdev, struct device_attribute *attr, char *buf)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	u32 rc6pp_residency = calc_residency(dev_priv, GEN6_GT_GFX_RC6pp);
	return snprintf(buf, PAGE_SIZE, "%u\n", rc6pp_residency);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
47
90.38%
2
50.00%
David Weinehall
4
7.69%
1
25.00%
Jani Nikula
1
1.92%
1
25.00%
Total
52
100.00%
4
100.00%


static ssize_t

show_media_rc6_ms(struct device *kdev, struct device_attribute *attr, char *buf)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	u32 rc6_residency = calc_residency(dev_priv, VLV_GT_MEDIA_RC6);
	return snprintf(buf, PAGE_SIZE, "%u\n", rc6_residency);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ville Syrjälä
48
92.31%
1
50.00%
David Weinehall
4
7.69%
1
50.00%
Total
52
100.00%
2
100.00%

static DEVICE_ATTR(rc6_enable, S_IRUGO, show_rc6_mask, NULL);
static DEVICE_ATTR(rc6_residency_ms, S_IRUGO, show_rc6_ms, NULL);
static DEVICE_ATTR(rc6p_residency_ms, S_IRUGO, show_rc6p_ms, NULL);
static DEVICE_ATTR(rc6pp_residency_ms, S_IRUGO, show_rc6pp_ms, NULL);
static DEVICE_ATTR(media_rc6_residency_ms, S_IRUGO, show_media_rc6_ms, NULL);


static struct attribute *rc6_attrs[] = {
	&dev_attr_rc6_enable.attr,
	&dev_attr_rc6_residency_ms.attr,
	NULL
};


static const struct attribute_group rc6_attr_group = {
	.name = power_group_name,
	.attrs =  rc6_attrs
};


static struct attribute *rc6p_attrs[] = {
	&dev_attr_rc6p_residency_ms.attr,
	&dev_attr_rc6pp_residency_ms.attr,
	NULL
};


static const struct attribute_group rc6p_attr_group = {
	.name = power_group_name,
	.attrs =  rc6p_attrs
};


static struct attribute *media_rc6_attrs[] = {
	&dev_attr_media_rc6_residency_ms.attr,
	NULL
};


static const struct attribute_group media_rc6_attr_group = {
	.name = power_group_name,
	.attrs =  media_rc6_attrs
};
#endif



static int l3_access_valid(struct drm_i915_private *dev_priv, loff_t offset)
{
	if (!HAS_L3_DPF(dev_priv))
		return -EPERM;

	if (offset % 4 != 0)
		return -EINVAL;

	if (offset >= GEN7_L3LOG_SIZE)
		return -ENXIO;

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
48
94.12%
2
66.67%
David Weinehall
3
5.88%
1
33.33%
Total
51
100.00%
3
100.00%


static ssize_t

i915_l3_read(struct file *filp, struct kobject *kobj,
	     struct bin_attribute *attr, char *buf,
	     loff_t offset, size_t count)
{
	struct device *kdev = kobj_to_dev(kobj);
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	struct drm_device *dev = &dev_priv->drm;
	int slice = (int)(uintptr_t)attr->private;
	int ret;

	count = round_down(count, 4);

	ret = l3_access_valid(dev_priv, offset);
	if (ret)
		return ret;

	count = min_t(size_t, GEN7_L3LOG_SIZE - offset, count);

	ret = i915_mutex_lock_interruptible(dev);
	if (ret)
		return ret;

	if (dev_priv->l3_parity.remap_info[slice])
		memcpy(buf,
		       dev_priv->l3_parity.remap_info[slice] + (offset/4),
		       count);
	else
		memset(buf, 0, count);

	mutex_unlock(&dev->struct_mutex);

	return count;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
169
92.35%
5
55.56%
David Weinehall
12
6.56%
2
22.22%
Geliang Tang
1
0.55%
1
11.11%
Dan Carpenter
1
0.55%
1
11.11%
Total
183
100.00%
9
100.00%


static ssize_t

i915_l3_write(struct file *filp, struct kobject *kobj,
	      struct bin_attribute *attr, char *buf,
	      loff_t offset, size_t count)
{
	struct device *kdev = kobj_to_dev(kobj);
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	struct drm_device *dev = &dev_priv->drm;
	struct i915_gem_context *ctx;
	int slice = (int)(uintptr_t)attr->private;
	u32 **remap_info;
	int ret;

	ret = l3_access_valid(dev_priv, offset);
	if (ret)
		return ret;

	ret = i915_mutex_lock_interruptible(dev);
	if (ret)
		return ret;

	remap_info = &dev_priv->l3_parity.remap_info[slice];
	if (!*remap_info) {
		*remap_info = kzalloc(GEN7_L3LOG_SIZE, GFP_KERNEL);
		if (!*remap_info) {
			ret = -ENOMEM;
			goto out;
		}
	}

	/* TODO: Ideally we really want a GPU reset here to make sure errors
         * aren't propagated. Since I cannot find a stable way to reset the GPU
         * at this point it is left as a TODO.
        */
	memcpy(*remap_info + (offset/4), buf, count);

	/* NB: We defer the remapping until we switch to the context */
	list_for_each_entry(ctx, &dev_priv->contexts.list, link)
		ctx->remap_slice |= (1<<slice);

	ret = count;

out:
	mutex_unlock(&dev->struct_mutex);

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
166
76.85%
3
30.00%
Joonas Lahtinen
32
14.81%
1
10.00%
David Weinehall
12
5.56%
2
20.00%
Daniel Vetter
3
1.39%
1
10.00%
Chris Wilson
2
0.93%
2
20.00%
Geliang Tang
1
0.46%
1
10.00%
Total
216
100.00%
10
100.00%


static const struct bin_attribute dpf_attrs = {
	.attr = {.name = "l3_parity", .mode = (S_IRUSR | S_IWUSR)},
	.size = GEN7_L3LOG_SIZE,
	.read = i915_l3_read,
	.write = i915_l3_write,
	.mmap = NULL,
	.private = (void *)0
};


static const struct bin_attribute dpf_attrs_1 = {
	.attr = {.name = "l3_parity_slice_1", .mode = (S_IRUSR | S_IWUSR)},
	.size = GEN7_L3LOG_SIZE,
	.read = i915_l3_read,
	.write = i915_l3_write,
	.mmap = NULL,
	.private = (void *)1
};



static ssize_t gt_act_freq_mhz_show(struct device *kdev,
				    struct device_attribute *attr, char *buf)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	int ret;

	intel_runtime_pm_get(dev_priv);

	mutex_lock(&dev_priv->pcu_lock);
	if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) {
		u32 freq;
		freq = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
		ret = intel_gpu_freq(dev_priv, (freq >> 8) & 0xff);
	} else {
		u32 rpstat = I915_READ(GEN6_RPSTAT1);
		if (INTEL_GEN(dev_priv) >= 9)
			ret = (rpstat & GEN9_CAGF_MASK) >> GEN9_CAGF_SHIFT;
		else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
			ret = (rpstat & HSW_CAGF_MASK) >> HSW_CAGF_SHIFT;
		else
			ret = (rpstat & GEN6_CAGF_MASK) >> GEN6_CAGF_SHIFT;
		ret = intel_gpu_freq(dev_priv, ret);
	}
	mutex_unlock(&dev_priv->pcu_lock);

	intel_runtime_pm_put(dev_priv);

	return snprintf(buf, PAGE_SIZE, "%d\n", ret);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ville Syrjälä
78
42.16%
2
13.33%
Jesse Barnes
38
20.54%
3
20.00%
Ben Widawsky
30
16.22%
1
6.67%
Akash Goel
17
9.19%
1
6.67%
Imre Deak
5
2.70%
1
6.67%
Wayne Boyer
5
2.70%
1
6.67%
Jani Nikula
3
1.62%
2
13.33%
Rodrigo Vivi
3
1.62%
1
6.67%
David Weinehall
2
1.08%
1
6.67%
Sagar Arun Kamble
2
1.08%
1
6.67%
Chris Wilson
2
1.08%
1
6.67%
Total
185
100.00%
15
100.00%



static ssize_t gt_cur_freq_mhz_show(struct device *kdev,
				    struct device_attribute *attr, char *buf)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);

	return snprintf(buf, PAGE_SIZE, "%d\n",
			intel_gpu_freq(dev_priv,
				       dev_priv->gt_pm.rps.cur_freq));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ville Syrjälä
36
67.92%
2
28.57%
Chris Wilson
10
18.87%
2
28.57%
Ben Widawsky
3
5.66%
1
14.29%
David Weinehall
2
3.77%
1
14.29%
Sagar Arun Kamble
2
3.77%
1
14.29%
Total
53
100.00%
7
100.00%



static ssize_t gt_boost_freq_mhz_show(struct device *kdev, struct device_attribute *attr, char *buf)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);

	return snprintf(buf, PAGE_SIZE, "%d\n",
			intel_gpu_freq(dev_priv,
				       dev_priv->gt_pm.rps.boost_freq));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Chris Wilson
49
92.45%
1
33.33%
David Weinehall
2
3.77%
1
33.33%
Sagar Arun Kamble
2
3.77%
1
33.33%
Total
53
100.00%
3
100.00%



static ssize_t gt_boost_freq_mhz_store(struct device *kdev,
				       struct device_attribute *attr,
				       const char *buf, size_t count)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	struct intel_rps *rps = &dev_priv->gt_pm.rps;
	u32 val;
	ssize_t ret;

	ret = kstrtou32(buf, 0, &val);
	if (ret)
		return ret;

	/* Validate against (static) hardware limits */
	val = intel_freq_opcode(dev_priv, val);
	if (val < rps->min_freq || val > rps->max_freq)
		return -EINVAL;

	mutex_lock(&dev_priv->pcu_lock);
	rps->boost_freq = val;
	mutex_unlock(&dev_priv->pcu_lock);

	return count;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Chris Wilson
105
84.68%
2
40.00%
Sagar Arun Kamble
17
13.71%
2
40.00%
David Weinehall
2
1.61%
1
20.00%
Total
124
100.00%
5
100.00%



static ssize_t vlv_rpe_freq_mhz_show(struct device *kdev,
				     struct device_attribute *attr, char *buf)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);

	return snprintf(buf, PAGE_SIZE, "%d\n",
			intel_gpu_freq(dev_priv,
				       dev_priv->gt_pm.rps.efficient_freq));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Chris Wilson
47
88.68%
2
33.33%
Sagar Arun Kamble
2
3.77%
1
16.67%
David Weinehall
2
3.77%
1
16.67%
Ville Syrjälä
1
1.89%
1
16.67%
Ben Widawsky
1
1.89%
1
16.67%
Total
53
100.00%
6
100.00%



static ssize_t gt_max_freq_mhz_show(struct device *kdev, struct device_attribute *attr, char *buf)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);

	return snprintf(buf, PAGE_SIZE, "%d\n",
			intel_gpu_freq(dev_priv,
				       dev_priv->gt_pm.rps.max_freq_softlimit));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
30
56.60%
2
25.00%
Chris Wilson
10
18.87%
2
25.00%
Jesse Barnes
8
15.09%
1
12.50%
Sagar Arun Kamble
2
3.77%
1
12.50%
David Weinehall
2
3.77%
1
12.50%
Ville Syrjälä
1
1.89%
1
12.50%
Total
53
100.00%
8
100.00%



static ssize_t gt_max_freq_mhz_store(struct device *kdev,
				     struct device_attribute *attr,
				     const char *buf, size_t count)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	struct intel_rps *rps = &dev_priv->gt_pm.rps;
	u32 val;
	ssize_t ret;

	ret = kstrtou32(buf, 0, &val);
	if (ret)
		return ret;

	intel_runtime_pm_get(dev_priv);

	mutex_lock(&dev_priv->pcu_lock);

	val = intel_freq_opcode(dev_priv, val);

	if (val < rps->min_freq ||
	    val > rps->max_freq ||
	    val < rps->min_freq_softlimit) {
		mutex_unlock(&dev_priv->pcu_lock);
		intel_runtime_pm_put(dev_priv);
		return -EINVAL;
	}

	if (val > rps->rp0_freq)
		DRM_DEBUG("User requested overclocking to %d\n",
			  intel_gpu_freq(dev_priv, val));

	rps->max_freq_softlimit = val;

	val = clamp_t(int, rps->cur_freq,
		      rps->min_freq_softlimit,
		      rps->max_freq_softlimit);

	/* We still need *_set_rps to process the new max_delay and
         * update the interrupt limits and PMINTRMSK even though
         * frequency request may be unchanged. */
	ret = intel_set_rps(dev_priv, val);

	mutex_unlock(&dev_priv->pcu_lock);

	intel_runtime_pm_put(dev_priv);

	return ret ?: count;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
120
58.25%
5
27.78%
Sagar Arun Kamble
38
18.45%
3
16.67%
Ville Syrjälä
22
10.68%
3
16.67%
Jesse Barnes
12
5.83%
2
11.11%
Chris Wilson
12
5.83%
4
22.22%
David Weinehall
2
0.97%
1
5.56%
Total
206
100.00%
18
100.00%



static ssize_t gt_min_freq_mhz_show(struct device *kdev, struct device_attribute *attr, char *buf)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);

	return snprintf(buf, PAGE_SIZE, "%d\n",
			intel_gpu_freq(dev_priv,
				       dev_priv->gt_pm.rps.min_freq_softlimit));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
30
56.60%
2
25.00%
Chris Wilson
10
18.87%
2
25.00%
Jesse Barnes
8
15.09%
1
12.50%
Sagar Arun Kamble
2
3.77%
1
12.50%
David Weinehall
2
3.77%
1
12.50%
Ville Syrjälä
1
1.89%
1
12.50%
Total
53
100.00%
8
100.00%



static ssize_t gt_min_freq_mhz_store(struct device *kdev,
				     struct device_attribute *attr,
				     const char *buf, size_t count)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	struct intel_rps *rps = &dev_priv->gt_pm.rps;
	u32 val;
	ssize_t ret;

	ret = kstrtou32(buf, 0, &val);
	if (ret)
		return ret;

	intel_runtime_pm_get(dev_priv);

	mutex_lock(&dev_priv->pcu_lock);

	val = intel_freq_opcode(dev_priv, val);

	if (val < rps->min_freq ||
	    val > rps->max_freq ||
	    val > rps->max_freq_softlimit) {
		mutex_unlock(&dev_priv->pcu_lock);
		intel_runtime_pm_put(dev_priv);
		return -EINVAL;
	}

	rps->min_freq_softlimit = val;

	val = clamp_t(int, rps->cur_freq,
		      rps->min_freq_softlimit,
		      rps->max_freq_softlimit);

	/* We still need *_set_rps to process the new min_delay and
         * update the interrupt limits and PMINTRMSK even though
         * frequency request may be unchanged. */
	ret = intel_set_rps(dev_priv, val);

	mutex_unlock(&dev_priv->pcu_lock);

	intel_runtime_pm_put(dev_priv);

	return ret ?: count;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
106
56.99%
4
23.53%
Sagar Arun Kamble
37
19.89%
3
17.65%
Ville Syrjälä
17
9.14%
3
17.65%
Jesse Barnes
12
6.45%
2
11.76%
Chris Wilson
12
6.45%
4
23.53%
David Weinehall
2
1.08%
1
5.88%
Total
186
100.00%
17
100.00%

static DEVICE_ATTR(gt_act_freq_mhz, S_IRUGO, gt_act_freq_mhz_show, NULL);
static DEVICE_ATTR(gt_cur_freq_mhz, S_IRUGO, gt_cur_freq_mhz_show, NULL);
static DEVICE_ATTR(gt_boost_freq_mhz, S_IRUGO | S_IWUSR, gt_boost_freq_mhz_show, gt_boost_freq_mhz_store);
static DEVICE_ATTR(gt_max_freq_mhz, S_IRUGO | S_IWUSR, gt_max_freq_mhz_show, gt_max_freq_mhz_store);
static DEVICE_ATTR(gt_min_freq_mhz, S_IRUGO | S_IWUSR, gt_min_freq_mhz_show, gt_min_freq_mhz_store);

static DEVICE_ATTR(vlv_rpe_freq_mhz, S_IRUGO, vlv_rpe_freq_mhz_show, NULL);

static ssize_t gt_rp_mhz_show(struct device *kdev, struct device_attribute *attr, char *buf);
static DEVICE_ATTR(gt_RP0_freq_mhz, S_IRUGO, gt_rp_mhz_show, NULL);
static DEVICE_ATTR(gt_RP1_freq_mhz, S_IRUGO, gt_rp_mhz_show, NULL);
static DEVICE_ATTR(gt_RPn_freq_mhz, S_IRUGO, gt_rp_mhz_show, NULL);

/* For now we have a static number of RP states */


static ssize_t gt_rp_mhz_show(struct device *kdev, struct device_attribute *attr, char *buf)
{
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	struct intel_rps *rps = &dev_priv->gt_pm.rps;
	u32 val;

	if (attr == &dev_attr_gt_RP0_freq_mhz)
		val = intel_gpu_freq(dev_priv, rps->rp0_freq);
	else if (attr == &dev_attr_gt_RP1_freq_mhz)
		val = intel_gpu_freq(dev_priv, rps->rp1_freq);
	else if (attr == &dev_attr_gt_RPn_freq_mhz)
		val = intel_gpu_freq(dev_priv, rps->min_freq);
	else
		BUG();

	return snprintf(buf, PAGE_SIZE, "%d\n", val);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
66
56.41%
1
14.29%
Deepak S
28
23.93%
1
14.29%
Sagar Arun Kamble
15
12.82%
1
14.29%
Ville Syrjälä
3
2.56%
1
14.29%
Chris Wilson
2
1.71%
1
14.29%
David Weinehall
2
1.71%
1
14.29%
Jani Nikula
1
0.85%
1
14.29%
Total
117
100.00%
7
100.00%


static const struct attribute *gen6_attrs[] = {
	&dev_attr_gt_act_freq_mhz.attr,
	&dev_attr_gt_cur_freq_mhz.attr,
	&dev_attr_gt_boost_freq_mhz.attr,
	&dev_attr_gt_max_freq_mhz.attr,
	&dev_attr_gt_min_freq_mhz.attr,
	&dev_attr_gt_RP0_freq_mhz.attr,
	&dev_attr_gt_RP1_freq_mhz.attr,
	&dev_attr_gt_RPn_freq_mhz.attr,
	NULL,
};


static const struct attribute *vlv_attrs[] = {
	&dev_attr_gt_act_freq_mhz.attr,
	&dev_attr_gt_cur_freq_mhz.attr,
	&dev_attr_gt_boost_freq_mhz.attr,
	&dev_attr_gt_max_freq_mhz.attr,
	&dev_attr_gt_min_freq_mhz.attr,
	&dev_attr_gt_RP0_freq_mhz.attr,
	&dev_attr_gt_RP1_freq_mhz.attr,
	&dev_attr_gt_RPn_freq_mhz.attr,
	&dev_attr_vlv_rpe_freq_mhz.attr,
	NULL,
};

#if IS_ENABLED(CONFIG_DRM_I915_CAPTURE_ERROR)



static ssize_t error_state_read(struct file *filp, struct kobject *kobj,
				struct bin_attribute *attr, char *buf,
				loff_t off, size_t count)
{

	struct device *kdev = kobj_to_dev(kobj);
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);
	struct drm_i915_error_state_buf error_str;
	struct i915_gpu_state *gpu;
	ssize_t ret;

	ret = i915_error_state_buf_init(&error_str, dev_priv, count, off);
	if (ret)
		return ret;

	gpu = i915_first_error_state(dev_priv);
	ret = i915_error_state_to_str(&error_str, gpu);
	if (ret)
		goto out;

	ret = count < error_str.bytes ? count : error_str.bytes;
	memcpy(buf, error_str.buf, ret);

out:
	i915_gpu_state_put(gpu);
	i915_error_state_buf_release(&error_str);

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Mika Kuoppala
130
87.25%
1
20.00%
Chris Wilson
15
10.07%
2
40.00%
David Weinehall
3
2.01%
1
20.00%
Geliang Tang
1
0.67%
1
20.00%
Total
149
100.00%
5
100.00%



static ssize_t error_state_write(struct file *file, struct kobject *kobj,
				 struct bin_attribute *attr, char *buf,
				 loff_t off, size_t count)
{
	struct device *kdev = kobj_to_dev(kobj);
	struct drm_i915_private *dev_priv = kdev_minor_to_i915(kdev);

	DRM_DEBUG_DRIVER("Resetting error state\n");
	i915_reset_error_state(dev_priv);

	return count;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Mika Kuoppala
58
90.62%
1
20.00%
David Weinehall
3
4.69%
1
20.00%
Chris Wilson
2
3.12%
2
40.00%
Geliang Tang
1
1.56%
1
20.00%
Total
64
100.00%
5
100.00%


static const struct bin_attribute error_state_attr = {
	.attr.name = "error",
	.attr.mode = S_IRUSR | S_IWUSR,
	.size = 0,
	.read = error_state_read,
	.write = error_state_write,
};



static void i915_setup_error_capture(struct device *kdev)
{
	if (sysfs_create_bin_file(&kdev->kobj, &error_state_attr))
		DRM_ERROR("error_state sysfs setup failed\n");
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Chris Wilson
29
100.00%
1
100.00%
Total
29
100.00%
1
100.00%



static void i915_teardown_error_capture(struct device *kdev)
{
	sysfs_remove_bin_file(&kdev->kobj, &error_state_attr);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Chris Wilson
22
100.00%
1
100.00%
Total
22
100.00%
1
100.00%

#else


static void i915_setup_error_capture(struct device *kdev) {}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Chris Wilson
10
100.00%
1
100.00%
Total
10
100.00%
1
100.00%



static void i915_teardown_error_capture(struct device *kdev) {}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Chris Wilson
10
100.00%
1
100.00%
Total
10
100.00%
1
100.00%

#endif



void i915_setup_sysfs(struct drm_i915_private *dev_priv)
{
	struct device *kdev = dev_priv->drm.primary->kdev;
	int ret;

#ifdef CONFIG_PM
	if (HAS_RC6(dev_priv)) {
		ret = sysfs_merge_group(&kdev->kobj,
					&rc6_attr_group);
		if (ret)
			DRM_ERROR("RC6 residency sysfs setup failed\n");
	}
	if (HAS_RC6p(dev_priv)) {
		ret = sysfs_merge_group(&kdev->kobj,
					&rc6p_attr_group);
		if (ret)
			DRM_ERROR("RC6p residency sysfs setup failed\n");
	}
	if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) {
		ret = sysfs_merge_group(&kdev->kobj,
					&media_rc6_attr_group);
		if (ret)
			DRM_ERROR("Media RC6 residency sysfs setup failed\n");
	}
#endif
	if (HAS_L3_DPF(dev_priv)) {
		ret = device_create_bin_file(kdev, &dpf_attrs);
		if (ret)
			DRM_ERROR("l3 parity sysfs setup failed\n");

		if (NUM_L3_SLICES(dev_priv) > 1) {
			ret = device_create_bin_file(kdev,
						     &dpf_attrs_1);
			if (ret)
				DRM_ERROR("l3 parity slice 1 setup failed\n");
		}
	}

	ret = 0;
	if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
		ret = sysfs_create_files(&kdev->kobj, vlv_attrs);
	else if (INTEL_GEN(dev_priv) >= 6)
		ret = sysfs_create_files(&kdev->kobj, gen6_attrs);
	if (ret)
		DRM_ERROR("RPS sysfs setup failed\n");

	i915_setup_error_capture(kdev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
122
48.61%
6
40.00%
Rodrigo Vivi
31
12.35%
1
6.67%
Ville Syrjälä
30
11.95%
1
6.67%
David Weinehall
25
9.96%
1
6.67%
Chris Wilson
24
9.56%
2
13.33%
Wayne Boyer
8
3.19%
1
6.67%
Daniel Vetter
4
1.59%
1
6.67%
Mika Kuoppala
4
1.59%
1
6.67%
Dave Airlie
3
1.20%
1
6.67%
Total
251
100.00%
15
100.00%



void i915_teardown_sysfs(struct drm_i915_private *dev_priv)
{
	struct device *kdev = dev_priv->drm.primary->kdev;

	i915_teardown_error_capture(kdev);

	if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
		sysfs_remove_files(&kdev->kobj, vlv_attrs);
	else
		sysfs_remove_files(&kdev->kobj, gen6_attrs);
	device_remove_bin_file(kdev,  &dpf_attrs_1);
	device_remove_bin_file(kdev,  &dpf_attrs);
#ifdef CONFIG_PM
	sysfs_unmerge_group(&kdev->kobj, &rc6_attr_group);
	sysfs_unmerge_group(&kdev->kobj, &rc6p_attr_group);
#endif
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
48
46.15%
5
41.67%
Chris Wilson
17
16.35%
2
16.67%
David Weinehall
15
14.42%
1
8.33%
Rodrigo Vivi
11
10.58%
1
8.33%
Mika Kuoppala
6
5.77%
1
8.33%
Wayne Boyer
4
3.85%
1
8.33%
Dave Airlie
3
2.88%
1
8.33%
Total
104
100.00%
12
100.00%

Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Widawsky
1487
48.40%
18
25.00%
Chris Wilson
467
15.20%
14
19.44%
Ville Syrjälä
305
9.93%
6
8.33%
Mika Kuoppala
245
7.98%
4
5.56%
David Weinehall
142
4.62%
2
2.78%
Sagar Arun Kamble
120
3.91%
4
5.56%
Jesse Barnes
78
2.54%
3
4.17%
Rodrigo Vivi
75
2.44%
2
2.78%
Deepak S
43
1.40%
1
1.39%
Joonas Lahtinen
32
1.04%
1
1.39%
Wayne Boyer
17
0.55%
1
1.39%
Akash Goel
17
0.55%
1
1.39%
Dave Airlie
8
0.26%
2
2.78%
Jani Nikula
8
0.26%
3
4.17%
Daniel Vetter
7
0.23%
2
2.78%
Imre Deak
6
0.20%
2
2.78%
Geliang Tang
4
0.13%
1
1.39%
Hunt Xu
3
0.10%
1
1.39%
Bhumika Goyal
3
0.10%
1
1.39%
Arvind Yadav
3
0.10%
1
1.39%
Paulo Zanoni
1
0.03%
1
1.39%
Dan Carpenter
1
0.03%
1
1.39%
Total
3072
100.00%
72
100.00%
Directory: drivers/gpu/drm/i915

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.