Release 4.15 drivers/pci/pcie/portdrv_pci.c
// SPDX-License-Identifier: GPL-2.0
/*
* File: portdrv_pci.c
* Purpose: PCI Express Port Bus Driver
* Author: Tom Nguyen <tom.l.nguyen@intel.com>
* Version: v1.0
*
* Copyright (C) 2004 Intel
* Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com)
*/
#include <linux/pci.h>
#include <linux/kernel.h>
#include <linux/errno.h>
#include <linux/pm.h>
#include <linux/pm_runtime.h>
#include <linux/init.h>
#include <linux/pcieport_if.h>
#include <linux/aer.h>
#include <linux/dmi.h>
#include <linux/pci-aspm.h>
#include "../pci.h"
#include "portdrv.h"
/* If this switch is set, PCIe port native services should not be enabled. */
bool pcie_ports_disabled;
/*
* If this switch is set, ACPI _OSC will be used to determine whether or not to
* enable PCIe port native services.
*/
bool pcie_ports_auto = true;
static int __init pcie_port_setup(char *str)
{
if (!strncmp(str, "compat", 6)) {
pcie_ports_disabled = true;
} else if (!strncmp(str, "native", 6)) {
pcie_ports_disabled = false;
pcie_ports_auto = false;
} else if (!strncmp(str, "auto", 4)) {
pcie_ports_disabled = false;
pcie_ports_auto = true;
}
return 1;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rafael J. Wysocki | 78 | 100.00% | 2 | 100.00% |
| Total | 78 | 100.00% | 2 | 100.00% |
__setup("pcie_ports=", pcie_port_setup);
/* global data */
/**
* pcie_clear_root_pme_status - Clear root port PME interrupt status.
* @dev: PCIe root port or event collector.
*/
void pcie_clear_root_pme_status(struct pci_dev *dev)
{
pcie_capability_set_dword(dev, PCI_EXP_RTSTA, PCI_EXP_RTSTA_PME);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rafael J. Wysocki | 17 | 89.47% | 1 | 50.00% |
| Jiang Liu | 2 | 10.53% | 1 | 50.00% |
| Total | 19 | 100.00% | 2 | 100.00% |
static int pcie_portdrv_restore_config(struct pci_dev *dev)
{
int retval;
retval = pci_enable_device(dev);
if (retval)
return retval;
pci_set_master(dev);
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Henrik Kretzschmar | 36 | 100.00% | 1 | 100.00% |
| Total | 36 | 100.00% | 1 | 100.00% |
#ifdef CONFIG_PM
static int pcie_port_resume_noirq(struct device *dev)
{
struct pci_dev *pdev = to_pci_dev(dev);
/*
* Some BIOSes forget to clear Root PME Status bits after system wakeup
* which breaks ACPI-based runtime wakeup on PCI Express, so clear those
* bits now just in case (shouldn't hurt).
*/
if (pci_pcie_type(pdev) == PCI_EXP_TYPE_ROOT_PORT)
pcie_clear_root_pme_status(pdev);
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rafael J. Wysocki | 36 | 92.31% | 1 | 50.00% |
| Yijing Wang | 3 | 7.69% | 1 | 50.00% |
| Total | 39 | 100.00% | 2 | 100.00% |
static int pcie_port_runtime_suspend(struct device *dev)
{
return to_pci_dev(dev)->bridge_d3 ? 0 : -EBUSY;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Mika Westerberg | 24 | 100.00% | 1 | 100.00% |
| Total | 24 | 100.00% | 1 | 100.00% |
static int pcie_port_runtime_resume(struct device *dev)
{
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Mika Westerberg | 14 | 100.00% | 1 | 100.00% |
| Total | 14 | 100.00% | 1 | 100.00% |
static int pcie_port_runtime_idle(struct device *dev)
{
/*
* Assume the PCI core has set bridge_d3 whenever it thinks the port
* should be good to go to D3. Everything else, including moving
* the port to D3, is handled by the PCI core.
*/
return to_pci_dev(dev)->bridge_d3 ? 0 : -EBUSY;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Mika Westerberg | 25 | 100.00% | 1 | 100.00% |
| Total | 25 | 100.00% | 1 | 100.00% |
static const struct dev_pm_ops pcie_portdrv_pm_ops = {
.suspend = pcie_port_device_suspend,
.resume = pcie_port_device_resume,
.freeze = pcie_port_device_suspend,
.thaw = pcie_port_device_resume,
.poweroff = pcie_port_device_suspend,
.restore = pcie_port_device_resume,
.resume_noirq = pcie_port_resume_noirq,
.runtime_suspend = pcie_port_runtime_suspend,
.runtime_resume = pcie_port_runtime_resume,
.runtime_idle = pcie_port_runtime_idle,
};
#define PCIE_PORTDRV_PM_OPS (&pcie_portdrv_pm_ops)
#else /* !PM */
#define PCIE_PORTDRV_PM_OPS NULL
#endif /* !PM */
/*
* pcie_portdrv_probe - Probe PCI-Express port devices
* @dev: PCI-Express port device being probed
*
* If detected invokes the pcie_port_device_register() method for
* this port device.
*
*/
static int pcie_portdrv_probe(struct pci_dev *dev,
const struct pci_device_id *id)
{
int status;
if (!pci_is_pcie(dev) ||
((pci_pcie_type(dev) != PCI_EXP_TYPE_ROOT_PORT) &&
(pci_pcie_type(dev) != PCI_EXP_TYPE_UPSTREAM) &&
(pci_pcie_type(dev) != PCI_EXP_TYPE_DOWNSTREAM)))
return -ENODEV;
status = pcie_port_device_register(dev);
if (status)
return status;
pci_save_state(dev);
if (pci_bridge_d3_possible(dev)) {
/*
* Keep the port resumed 100ms to make sure things like
* config space accesses from userspace (lspci) will not
* cause the port to repeatedly suspend and resume.
*/
pm_runtime_set_autosuspend_delay(&dev->dev, 100);
pm_runtime_use_autosuspend(&dev->dev);
pm_runtime_mark_last_busy(&dev->dev);
pm_runtime_put_autosuspend(&dev->dev);
pm_runtime_allow(&dev->dev);
}
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Mika Westerberg | 48 | 35.56% | 1 | 12.50% |
| Yanmin Zhang | 34 | 25.19% | 1 | 12.50% |
| Kenji Kaneshige | 26 | 19.26% | 1 | 12.50% |
| Yijing Wang | 9 | 6.67% | 1 | 12.50% |
| Rafael J. Wysocki | 8 | 5.93% | 2 | 25.00% |
| Tom L. Nguyen | 6 | 4.44% | 1 | 12.50% |
| Lukas Wunner | 4 | 2.96% | 1 | 12.50% |
| Total | 135 | 100.00% | 8 | 100.00% |
static void pcie_portdrv_remove(struct pci_dev *dev)
{
if (pci_bridge_d3_possible(dev)) {
pm_runtime_forbid(&dev->dev);
pm_runtime_get_noresume(&dev->dev);
pm_runtime_dont_use_autosuspend(&dev->dev);
}
pcie_port_device_remove(dev);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Mika Westerberg | 29 | 59.18% | 1 | 33.33% |
| Yanmin Zhang | 16 | 32.65% | 1 | 33.33% |
| Lukas Wunner | 4 | 8.16% | 1 | 33.33% |
| Total | 49 | 100.00% | 3 | 100.00% |
static pci_ers_result_t pcie_portdrv_error_detected(struct pci_dev *dev,
enum pci_channel_state error)
{
/* Root Port has no impact. Always recovers. */
return PCI_ERS_RESULT_CAN_RECOVER;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Yanmin Zhang | 17 | 89.47% | 1 | 50.00% |
| Christoph Hellwig | 2 | 10.53% | 1 | 50.00% |
| Total | 19 | 100.00% | 2 | 100.00% |
static pci_ers_result_t pcie_portdrv_mmio_enabled(struct pci_dev *dev)
{
return PCI_ERS_RESULT_RECOVERED;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Yanmin Zhang | 13 | 92.86% | 1 | 50.00% |
| Christoph Hellwig | 1 | 7.14% | 1 | 50.00% |
| Total | 14 | 100.00% | 2 | 100.00% |
static pci_ers_result_t pcie_portdrv_slot_reset(struct pci_dev *dev)
{
/* If fatal, restore cfg space for possible link reset at upstream */
if (dev->error_state == pci_channel_io_frozen) {
dev->state_saved = true;
pci_restore_state(dev);
pcie_portdrv_restore_config(dev);
pci_enable_pcie_error_reporting(dev);
}
return PCI_ERS_RESULT_RECOVERED;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Yanmin Zhang | 34 | 73.91% | 1 | 25.00% |
| Rafael J. Wysocki | 11 | 23.91% | 2 | 50.00% |
| Christoph Hellwig | 1 | 2.17% | 1 | 25.00% |
| Total | 46 | 100.00% | 4 | 100.00% |
static int resume_iter(struct device *device, void *data)
{
struct pcie_device *pcie_device;
struct pcie_port_service_driver *driver;
if (device->bus == &pcie_port_bus_type && device->driver) {
driver = to_service_driver(device->driver);
if (driver && driver->error_resume) {
pcie_device = to_pcie_device(device);
/* Forward error message to service drivers */
driver->error_resume(pcie_device->port);
}
}
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Yanmin Zhang | 77 | 97.47% | 1 | 50.00% |
| Christoph Hellwig | 2 | 2.53% | 1 | 50.00% |
| Total | 79 | 100.00% | 2 | 100.00% |
static void pcie_portdrv_err_resume(struct pci_dev *dev)
{
device_for_each_child(&dev->dev, NULL, resume_iter);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Yanmin Zhang | 23 | 100.00% | 1 | 100.00% |
| Total | 23 | 100.00% | 1 | 100.00% |
/*
* LINUX Device Driver Model
*/
static const struct pci_device_id port_pci_ids[] = { {
/* handle any PCI-Express port */
PCI_DEVICE_CLASS(((PCI_CLASS_BRIDGE_PCI << 8) | 0x00), ~0),
}, { /* end: all zeroes */ }
};
static const struct pci_error_handlers pcie_portdrv_err_handler = {
.error_detected = pcie_portdrv_error_detected,
.mmio_enabled = pcie_portdrv_mmio_enabled,
.slot_reset = pcie_portdrv_slot_reset,
.resume = pcie_portdrv_err_resume,
};
static struct pci_driver pcie_portdriver = {
.name = "pcieport",
.id_table = &port_pci_ids[0],
.probe = pcie_portdrv_probe,
.remove = pcie_portdrv_remove,
.shutdown = pcie_portdrv_remove,
.err_handler = &pcie_portdrv_err_handler,
.driver.pm = PCIE_PORTDRV_PM_OPS,
};
static int __init dmi_pcie_pme_disable_msi(const struct dmi_system_id *d)
{
pr_notice("%s detected: will not use MSI for PCIe PME signaling\n",
d->ident);
pcie_pme_disable_msi();
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rafael J. Wysocki | 28 | 100.00% | 1 | 100.00% |
| Total | 28 | 100.00% | 1 | 100.00% |
static const struct dmi_system_id pcie_portdrv_dmi_table[] __initconst = {
/*
* Boxes that should not use MSI for PCIe PME signaling.
*/
{
.callback = dmi_pcie_pme_disable_msi,
.ident = "MSI Wind U-100",
.matches = {
DMI_MATCH(DMI_SYS_VENDOR,
"MICRO-STAR INTERNATIONAL CO., LTD"),
DMI_MATCH(DMI_PRODUCT_NAME, "U-100"),
},
},
{}
};
static int __init pcie_portdrv_init(void)
{
int retval;
if (pcie_ports_disabled)
return pci_register_driver(&pcie_portdriver);
dmi_check_system(pcie_portdrv_dmi_table);
retval = pcie_port_bus_register();
if (retval) {
printk(KERN_WARNING "PCIE: bus_register error: %d\n", retval);
goto out;
}
retval = pci_register_driver(&pcie_portdriver);
if (retval)
pcie_port_bus_unregister();
out:
return retval;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Tom L. Nguyen | 31 | 44.29% | 1 | 14.29% |
| Randy Dunlap | 21 | 30.00% | 1 | 14.29% |
| Rafael J. Wysocki | 16 | 22.86% | 3 | 42.86% |
| Christophe Lucas | 1 | 1.43% | 1 | 14.29% |
| Sam Ravnborg | 1 | 1.43% | 1 | 14.29% |
| Total | 70 | 100.00% | 7 | 100.00% |
device_initcall(pcie_portdrv_init);
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rafael J. Wysocki | 317 | 32.02% | 9 | 29.03% |
| Yanmin Zhang | 284 | 28.69% | 2 | 6.45% |
| Mika Westerberg | 155 | 15.66% | 1 | 3.23% |
| Tom L. Nguyen | 100 | 10.10% | 1 | 3.23% |
| Henrik Kretzschmar | 36 | 3.64% | 1 | 3.23% |
| Kenji Kaneshige | 26 | 2.63% | 1 | 3.23% |
| Randy Dunlap | 21 | 2.12% | 1 | 3.23% |
| Yijing Wang | 12 | 1.21% | 1 | 3.23% |
| Lukas Wunner | 11 | 1.11% | 1 | 3.23% |
| Christoph Hellwig | 8 | 0.81% | 2 | 6.45% |
| Sinan Kaya | 5 | 0.51% | 1 | 3.23% |
| Zheng Yan | 3 | 0.30% | 1 | 3.23% |
| Jiang Liu | 2 | 0.20% | 1 | 3.23% |
| Paul Gortmaker | 2 | 0.20% | 1 | 3.23% |
| Sam Ravnborg | 2 | 0.20% | 1 | 3.23% |
| Björn Helgaas | 1 | 0.10% | 1 | 3.23% |
| Christophe Lucas | 1 | 0.10% | 1 | 3.23% |
| Alexey Dobriyan | 1 | 0.10% | 1 | 3.23% |
| Greg Kroah-Hartman | 1 | 0.10% | 1 | 3.23% |
| Stephen Hemminger | 1 | 0.10% | 1 | 3.23% |
| Hidetoshi Seto | 1 | 0.10% | 1 | 3.23% |
| Total | 990 | 100.00% | 31 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.