Release 4.16 arch/arm/mach-s3c24xx/pll-s3c2410.c

// SPDX-License-Identifier: GPL-2.0+
//
// Copyright (c) 2006-2007 Simtec Electronics
//      http://armlinux.simtec.co.uk/
//      Ben Dooks <ben@simtec.co.uk>
//      Vincent Sanders <vince@arm.linux.org.uk>
//
// S3C2410 CPU PLL tables

#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/device.h>
#include <linux/list.h>
#include <linux/clk.h>
#include <linux/err.h>

#include <plat/cpu.h>
#include <plat/cpu-freq-core.h>

/* This array should be sorted in ascending order of the frequencies */

static struct cpufreq_frequency_table pll_vals_12MHz[] = {
    { .frequency = 34000000,  .driver_data = PLLVAL(82, 2, 3),   },
    { .frequency = 45000000,  .driver_data = PLLVAL(82, 1, 3),   },
    { .frequency = 48000000,  .driver_data = PLLVAL(120, 2, 3),  },
    { .frequency = 51000000,  .driver_data = PLLVAL(161, 3, 3),  },
    { .frequency = 56000000,  .driver_data = PLLVAL(142, 2, 3),  },
    { .frequency = 68000000,  .driver_data = PLLVAL(82, 2, 2),   },
    { .frequency = 79000000,  .driver_data = PLLVAL(71, 1, 2),   },
    { .frequency = 85000000,  .driver_data = PLLVAL(105, 2, 2),  },
    { .frequency = 90000000,  .driver_data = PLLVAL(112, 2, 2),  },
    { .frequency = 101000000, .driver_data = PLLVAL(127, 2, 2),  },
    { .frequency = 113000000, .driver_data = PLLVAL(105, 1, 2),  },
    { .frequency = 118000000, .driver_data = PLLVAL(150, 2, 2),  },
    { .frequency = 124000000, .driver_data = PLLVAL(116, 1, 2),  },
    { .frequency = 135000000, .driver_data = PLLVAL(82, 2, 1),   },
    { .frequency = 147000000, .driver_data = PLLVAL(90, 2, 1),   },
    { .frequency = 152000000, .driver_data = PLLVAL(68, 1, 1),   },
    { .frequency = 158000000, .driver_data = PLLVAL(71, 1, 1),   },
    { .frequency = 170000000, .driver_data = PLLVAL(77, 1, 1),   },
    { .frequency = 180000000, .driver_data = PLLVAL(82, 1, 1),   },
    { .frequency = 186000000, .driver_data = PLLVAL(85, 1, 1),   },
    { .frequency = 192000000, .driver_data = PLLVAL(88, 1, 1),   },
    { .frequency = 203000000, .driver_data = PLLVAL(161, 3, 1),  },

    /* 2410A extras */

    { .frequency = 210000000, .driver_data = PLLVAL(132, 2, 1),  },
    { .frequency = 226000000, .driver_data = PLLVAL(105, 1, 1),  },
    { .frequency = 266000000, .driver_data = PLLVAL(125, 1, 1),  },
    { .frequency = 268000000, .driver_data = PLLVAL(126, 1, 1),  },
    { .frequency = 270000000, .driver_data = PLLVAL(127, 1, 1),  },
};



static int s3c2410_plls_add(struct device *dev, struct subsys_interface *sif)
{
	return s3c_plltab_register(pll_vals_12MHz, ARRAY_SIZE(pll_vals_12MHz));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Dooks
21
77.78%
1
33.33%
Heiko Stübner
5
18.52%
1
33.33%
Kay Sievers
1
3.70%
1
33.33%
Total
27
100.00%
3
100.00%


static struct subsys_interface s3c2410_plls_interface = {
	.name		= "s3c2410_plls",
	.subsys		= &s3c2410_subsys,
	.add_dev	= s3c2410_plls_add,
};



static int __init s3c2410_pll_init(void)
{
	return subsys_interface_register(&s3c2410_plls_interface);

}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Dooks
14
87.50%
1
50.00%
Kay Sievers
2
12.50%
1
50.00%
Total
16
100.00%
2
100.00%

arch_initcall(s3c2410_pll_init);


static struct subsys_interface s3c2410a_plls_interface = {
	.name		= "s3c2410a_plls",
	.subsys		= &s3c2410a_subsys,
	.add_dev	= s3c2410_plls_add,
};



static int __init s3c2410a_pll_init(void)
{
	return subsys_interface_register(&s3c2410a_plls_interface);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Dooks
14
87.50%
1
50.00%
Kay Sievers
2
12.50%
1
50.00%
Total
16
100.00%
2
100.00%

arch_initcall(s3c2410a_pll_init);
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Dooks
592
87.96%
1
16.67%
Viresh Kumar
34
5.05%
2
33.33%
Kay Sievers
34
5.05%
1
16.67%
Krzysztof Kozlowski
8
1.19%
1
16.67%
Heiko Stübner
5
0.74%
1
16.67%
Total
673
100.00%
6
100.00%
Directory: arch/arm/mach-s3c24xx

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.