Release 4.16 arch/powerpc/include/asm/hw_irq.h
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Copyright (C) 1999 Cort Dougan <cort@cs.nmt.edu>
*/
#ifndef _ASM_POWERPC_HW_IRQ_H
#define _ASM_POWERPC_HW_IRQ_H
#ifdef __KERNEL__
#include <linux/errno.h>
#include <linux/compiler.h>
#include <asm/ptrace.h>
#include <asm/processor.h>
#ifdef CONFIG_PPC64
/*
* PACA flags in paca->irq_happened.
*
* This bits are set when interrupts occur while soft-disabled
* and allow a proper replay. Additionally, PACA_IRQ_HARD_DIS
* is set whenever we manually hard disable.
*/
#define PACA_IRQ_HARD_DIS 0x01
#define PACA_IRQ_DBELL 0x02
#define PACA_IRQ_EE 0x04
#define PACA_IRQ_DEC 0x08
/* Or FIT */
#define PACA_IRQ_EE_EDGE 0x10
/* BookE only */
#define PACA_IRQ_HMI 0x20
#define PACA_IRQ_PMI 0x40
/*
* Some soft-masked interrupts must be hard masked until they are replayed
* (e.g., because the soft-masked handler does not clear the exception).
*/
#ifdef CONFIG_PPC_BOOK3S
#define PACA_IRQ_MUST_HARD_MASK (PACA_IRQ_EE|PACA_IRQ_PMI)
#else
#define PACA_IRQ_MUST_HARD_MASK (PACA_IRQ_EE)
#endif
/*
* flags for paca->irq_soft_mask
*/
#define IRQS_ENABLED 0
#define IRQS_DISABLED 1
/* local_irq_disable() interrupts */
#define IRQS_PMI_DISABLED 2
#define IRQS_ALL_DISABLED (IRQS_DISABLED | IRQS_PMI_DISABLED)
#endif /* CONFIG_PPC64 */
#ifndef __ASSEMBLY__
extern void replay_system_reset(void);
extern void __replay_interrupt(unsigned int vector);
extern void timer_interrupt(struct pt_regs *);
extern void performance_monitor_exception(struct pt_regs *regs);
extern void WatchdogException(struct pt_regs *regs);
extern void unknown_exception(struct pt_regs *regs);
#ifdef CONFIG_PPC64
#include <asm/paca.h>
static inline notrace unsigned long irq_soft_mask_return(void)
{
unsigned long flags;
asm volatile(
"lbz %0,%1(13)"
: "=r" (flags)
: "i" (offsetof(struct paca_struct, irq_soft_mask)));
return flags;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Madhavan Srinivasan | 21 | 100.00% | 2 | 100.00% |
| Total | 21 | 100.00% | 2 | 100.00% |
/*
* The "memory" clobber acts as both a compiler barrier
* for the critical section and as a clobber because
* we changed paca->irq_soft_mask
*/
static inline notrace void irq_soft_mask_set(unsigned long mask)
{
#ifdef CONFIG_PPC_IRQ_SOFT_MASK_DEBUG
/*
* The irq mask must always include the STD bit if any are set.
*
* and interrupts don't get replayed until the standard
* interrupt (local_irq_disable()) is unmasked.
*
* Other masks must only provide additional masking beyond
* the standard, and they are also not replayed until the
* standard interrupt becomes unmasked.
*
* This could be changed, but it will require partial
* unmasks to be replayed, among other things. For now, take
* the simple approach.
*/
WARN_ON(mask && !(mask & IRQS_DISABLED));
#endif
asm volatile(
"stb %0,%1(13)"
:
: "r" (mask),
"i" (offsetof(struct paca_struct, irq_soft_mask))
: "memory");
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Madhavan Srinivasan | 33 | 100.00% | 4 | 100.00% |
| Total | 33 | 100.00% | 4 | 100.00% |
static inline notrace unsigned long irq_soft_mask_set_return(unsigned long mask)
{
unsigned long flags;
#ifdef CONFIG_PPC_IRQ_SOFT_MASK_DEBUG
WARN_ON(mask && !(mask & IRQS_DISABLED));
#endif
asm volatile(
"lbz %0,%1(13); stb %2,%1(13)"
: "=&r" (flags)
: "i" (offsetof(struct paca_struct, irq_soft_mask)),
"r" (mask)
: "memory");
return flags;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Madhavan Srinivasan | 40 | 100.00% | 4 | 100.00% |
| Total | 40 | 100.00% | 4 | 100.00% |
static inline notrace unsigned long irq_soft_mask_or_return(unsigned long mask)
{
unsigned long flags, tmp;
asm volatile(
"lbz %0,%2(13); or %1,%0,%3; stb %1,%2(13)"
: "=&r" (flags), "=r" (tmp)
: "i" (offsetof(struct paca_struct, irq_soft_mask)),
"r" (mask)
: "memory");
#ifdef CONFIG_PPC_IRQ_SOFT_MASK_DEBUG
WARN_ON((mask | flags) && !((mask | flags) & IRQS_DISABLED));
#endif
return flags;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Madhavan Srinivasan | 50 | 100.00% | 1 | 100.00% |
| Total | 50 | 100.00% | 1 | 100.00% |
static inline unsigned long arch_local_save_flags(void)
{
return irq_soft_mask_return();
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Paul Mackerras | 6 | 42.86% | 1 | 20.00% |
| Anton Blanchard | 5 | 35.71% | 1 | 20.00% |
| Madhavan Srinivasan | 2 | 14.29% | 2 | 40.00% |
| David Howells | 1 | 7.14% | 1 | 20.00% |
| Total | 14 | 100.00% | 5 | 100.00% |
static inline void arch_local_irq_disable(void)
{
irq_soft_mask_set(IRQS_DISABLED);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Madhavan Srinivasan | 6 | 42.86% | 3 | 42.86% |
| Paul Mackerras | 4 | 28.57% | 1 | 14.29% |
| Andrew Morton | 2 | 14.29% | 1 | 14.29% |
| Anton Blanchard | 1 | 7.14% | 1 | 14.29% |
| David Howells | 1 | 7.14% | 1 | 14.29% |
| Total | 14 | 100.00% | 7 | 100.00% |
extern void arch_local_irq_restore(unsigned long);
static inline void arch_local_irq_enable(void)
{
arch_local_irq_restore(IRQS_ENABLED);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| David Howells | 13 | 92.86% | 1 | 50.00% |
| Madhavan Srinivasan | 1 | 7.14% | 1 | 50.00% |
| Total | 14 | 100.00% | 2 | 100.00% |
static inline unsigned long arch_local_irq_save(void)
{
return irq_soft_mask_set_return(IRQS_DISABLED);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| David Howells | 10 | 62.50% | 1 | 25.00% |
| Madhavan Srinivasan | 4 | 25.00% | 2 | 50.00% |
| Anton Blanchard | 2 | 12.50% | 1 | 25.00% |
| Total | 16 | 100.00% | 4 | 100.00% |
static inline bool arch_irqs_disabled_flags(unsigned long flags)
{
return flags & IRQS_DISABLED;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| David Howells | 11 | 68.75% | 1 | 25.00% |
| Anton Blanchard | 3 | 18.75% | 1 | 25.00% |
| Madhavan Srinivasan | 2 | 12.50% | 2 | 50.00% |
| Total | 16 | 100.00% | 4 | 100.00% |
static inline bool arch_irqs_disabled(void)
{
return arch_irqs_disabled_flags(arch_local_save_flags());
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| David Howells | 14 | 87.50% | 1 | 50.00% |
| Benjamin Herrenschmidt | 2 | 12.50% | 1 | 50.00% |
| Total | 16 | 100.00% | 2 | 100.00% |
#ifdef CONFIG_PPC_BOOK3S
/*
* To support disabling and enabling of irq with PMI, set of
* new powerpc_local_irq_pmu_save() and powerpc_local_irq_restore()
* functions are added. These macros are implemented using generic
* linux local_irq_* code from include/linux/irqflags.h.
*/
#define raw_local_irq_pmu_save(flags) \
do { \
typecheck(unsigned long, flags); \
flags = irq_soft_mask_or_return(IRQS_DISABLED | \
IRQS_PMI_DISABLED); \
} while(0)
#define raw_local_irq_pmu_restore(flags) \
do { \
typecheck(unsigned long, flags); \
arch_local_irq_restore(flags); \
} while(0)
#ifdef CONFIG_TRACE_IRQFLAGS
#define powerpc_local_irq_pmu_save(flags) \
do { \
raw_local_irq_pmu_save(flags); \
trace_hardirqs_off(); \
} while(0)
#define powerpc_local_irq_pmu_restore(flags) \
do { \
if (raw_irqs_disabled_flags(flags)) { \
raw_local_irq_pmu_restore(flags); \
trace_hardirqs_off(); \
} else { \
trace_hardirqs_on(); \
raw_local_irq_pmu_restore(flags); \
} \
} while(0)
#else
#define powerpc_local_irq_pmu_save(flags) \
do { \
raw_local_irq_pmu_save(flags); \
} while(0)
#define powerpc_local_irq_pmu_restore(flags) \
do { \
raw_local_irq_pmu_restore(flags); \
} while (0)
#endif /* CONFIG_TRACE_IRQFLAGS */
#endif /* CONFIG_PPC_BOOK3S */
#ifdef CONFIG_PPC_BOOK3E
#define __hard_irq_enable() asm volatile("wrteei 1" : : : "memory")
#define __hard_irq_disable() asm volatile("wrteei 0" : : : "memory")
#else
#define __hard_irq_enable() __mtmsrd(local_paca->kernel_msr | MSR_EE, 1)
#define __hard_irq_disable() __mtmsrd(local_paca->kernel_msr, 1)
#endif
#define hard_irq_disable() do { \
unsigned long flags; \
__hard_irq_disable(); \
flags = irq_soft_mask_set_return(IRQS_ALL_DISABLED); \
local_paca->irq_happened |= PACA_IRQ_HARD_DIS; \
if (!arch_irqs_disabled_flags(flags)) \
trace_hardirqs_off(); \
} while(0)
static inline bool lazy_irq_pending(void)
{
return !!(get_paca()->irq_happened & ~PACA_IRQ_HARD_DIS);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Anton Blanchard | 22 | 100.00% | 1 | 100.00% |
| Total | 22 | 100.00% | 1 | 100.00% |
/*
* This is called by asynchronous interrupts to conditionally
* re-enable hard interrupts when soft-disabled after having
* cleared the source of the interrupt
*/
static inline void may_hard_irq_enable(void)
{
get_paca()->irq_happened &= ~PACA_IRQ_HARD_DIS;
if (!(get_paca()->irq_happened & PACA_IRQ_MUST_HARD_MASK))
__hard_irq_enable();
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Benjamin Herrenschmidt | 31 | 96.88% | 1 | 50.00% |
| Nicholas Piggin | 1 | 3.12% | 1 | 50.00% |
| Total | 32 | 100.00% | 2 | 100.00% |
static inline bool arch_irq_disabled_regs(struct pt_regs *regs)
{
return (regs->softe & IRQS_DISABLED);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Benjamin Herrenschmidt | 17 | 80.95% | 1 | 33.33% |
| Madhavan Srinivasan | 4 | 19.05% | 2 | 66.67% |
| Total | 21 | 100.00% | 3 | 100.00% |
extern bool prep_irq_for_idle(void);
extern bool prep_irq_for_idle_irqsoff(void);
extern void irq_set_pending_from_srr1(unsigned long srr1);
#define fini_irq_for_idle_irqsoff() trace_hardirqs_off();
extern void force_external_irq_replay(void);
#else /* CONFIG_PPC64 */
#define SET_MSR_EE(x) mtmsr(x)
static inline unsigned long arch_local_save_flags(void)
{
return mfmsr();
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| David Howells | 12 | 85.71% | 1 | 50.00% |
| Kumar Gala | 2 | 14.29% | 1 | 50.00% |
| Total | 14 | 100.00% | 2 | 100.00% |
static inline void arch_local_irq_restore(unsigned long flags)
{
#if defined(CONFIG_BOOKE)
asm volatile("wrtee %0" : : "r" (flags) : "memory");
#else
mtmsr(flags);
#endif
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| David Howells | 24 | 82.76% | 1 | 50.00% |
| Kumar Gala | 5 | 17.24% | 1 | 50.00% |
| Total | 29 | 100.00% | 2 | 100.00% |
static inline unsigned long arch_local_irq_save(void)
{
unsigned long flags = arch_local_save_flags();
#ifdef CONFIG_BOOKE
asm volatile("wrteei 0" : : : "memory");
#elif defined(CONFIG_PPC_8xx)
wrtspr(SPRN_EID);
#else
SET_MSR_EE(flags & ~MSR_EE);
#endif
return flags;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| David Howells | 17 | 34.69% | 1 | 25.00% |
| Anton Blanchard | 13 | 26.53% | 1 | 25.00% |
| Christophe Leroy | 11 | 22.45% | 1 | 25.00% |
| Kumar Gala | 8 | 16.33% | 1 | 25.00% |
| Total | 49 | 100.00% | 4 | 100.00% |
static inline void arch_local_irq_disable(void)
{
#ifdef CONFIG_BOOKE
asm volatile("wrteei 0" : : : "memory");
#elif defined(CONFIG_PPC_8xx)
wrtspr(SPRN_EID);
#else
arch_local_irq_save();
#endif
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Christophe Leroy | 11 | 33.33% | 1 | 25.00% |
| Anton Blanchard | 10 | 30.30% | 1 | 25.00% |
| Kumar Gala | 7 | 21.21% | 1 | 25.00% |
| David Howells | 5 | 15.15% | 1 | 25.00% |
| Total | 33 | 100.00% | 4 | 100.00% |
static inline void arch_local_irq_enable(void)
{
#ifdef CONFIG_BOOKE
asm volatile("wrteei 1" : : : "memory");
#elif defined(CONFIG_PPC_8xx)
wrtspr(SPRN_EIE);
#else
unsigned long msr = mfmsr();
SET_MSR_EE(msr | MSR_EE);
#endif
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| David Howells | 13 | 29.55% | 1 | 25.00% |
| Anton Blanchard | 12 | 27.27% | 1 | 25.00% |
| Christophe Leroy | 11 | 25.00% | 1 | 25.00% |
| Kumar Gala | 8 | 18.18% | 1 | 25.00% |
| Total | 44 | 100.00% | 4 | 100.00% |
static inline bool arch_irqs_disabled_flags(unsigned long flags)
{
return (flags & MSR_EE) == 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Steven Rostedt | 18 | 90.00% | 1 | 50.00% |
| David Howells | 2 | 10.00% | 1 | 50.00% |
| Total | 20 | 100.00% | 2 | 100.00% |
static inline bool arch_irqs_disabled(void)
{
return arch_irqs_disabled_flags(arch_local_save_flags());
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| David Howells | 16 | 100.00% | 1 | 100.00% |
| Total | 16 | 100.00% | 1 | 100.00% |
#define hard_irq_disable() arch_local_irq_disable()
static inline bool arch_irq_disabled_regs(struct pt_regs *regs)
{
return !(regs->msr & MSR_EE);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Benjamin Herrenschmidt | 22 | 100.00% | 1 | 100.00% |
| Total | 22 | 100.00% | 1 | 100.00% |
static inline void may_hard_irq_enable(void) { }
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Benjamin Herrenschmidt | 8 | 100.00% | 1 | 100.00% |
| Total | 8 | 100.00% | 1 | 100.00% |
#endif /* CONFIG_PPC64 */
#define ARCH_IRQ_INIT_FLAGS IRQ_NOREQUEST
/*
* interrupt-retrigger: should we handle this via lost interrupts and IPIs
* or should we not care like we do now ? --BenH.
*/
struct irq_chip;
#endif /* __ASSEMBLY__ */
#endif /* __KERNEL__ */
#endif /* _ASM_POWERPC_HW_IRQ_H */
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Madhavan Srinivasan | 250 | 28.51% | 10 | 23.81% |
| Benjamin Herrenschmidt | 164 | 18.70% | 10 | 23.81% |
| David Howells | 146 | 16.65% | 1 | 2.38% |
| Anton Blanchard | 105 | 11.97% | 3 | 7.14% |
| Kumar Gala | 49 | 5.59% | 2 | 4.76% |
| Nicholas Piggin | 45 | 5.13% | 4 | 9.52% |
| Christophe Leroy | 33 | 3.76% | 1 | 2.38% |
| Paul Mackerras | 24 | 2.74% | 2 | 4.76% |
| Bharat Bhushan | 20 | 2.28% | 1 | 2.38% |
| Steven Rostedt | 18 | 2.05% | 1 | 2.38% |
| Alexander Graf | 10 | 1.14% | 1 | 2.38% |
| Thomas Gleixner | 5 | 0.57% | 2 | 4.76% |
| Mahesh Salgaonkar | 4 | 0.46% | 1 | 2.38% |
| Andrew Morton | 2 | 0.23% | 1 | 2.38% |
| Greg Kroah-Hartman | 1 | 0.11% | 1 | 2.38% |
| Ingo Molnar | 1 | 0.11% | 1 | 2.38% |
| Total | 877 | 100.00% | 42 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.