Release 4.17 drivers/gpu/drm/i915/intel_dvo.c
/*
* Copyright 2006 Dave Airlie <airlied@linux.ie>
* Copyright © 2006-2007 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*
* Authors:
* Eric Anholt <eric@anholt.net>
*/
#include <linux/i2c.h>
#include <linux/slab.h>
#include <drm/drmP.h>
#include <drm/drm_atomic_helper.h>
#include <drm/drm_crtc.h>
#include "intel_drv.h"
#include <drm/i915_drm.h>
#include "i915_drv.h"
#include "dvo.h"
#define SIL164_ADDR 0x38
#define CH7xxx_ADDR 0x76
#define TFP410_ADDR 0x38
#define NS2501_ADDR 0x38
static const struct intel_dvo_device intel_dvo_devices[] = {
{
.type = INTEL_DVO_CHIP_TMDS,
.name = "sil164",
.dvo_reg = DVOC,
.dvo_srcdim_reg = DVOC_SRCDIM,
.slave_addr = SIL164_ADDR,
.dev_ops = &sil164_ops,
},
{
.type = INTEL_DVO_CHIP_TMDS,
.name = "ch7xxx",
.dvo_reg = DVOC,
.dvo_srcdim_reg = DVOC_SRCDIM,
.slave_addr = CH7xxx_ADDR,
.dev_ops = &ch7xxx_ops,
},
{
.type = INTEL_DVO_CHIP_TMDS,
.name = "ch7xxx",
.dvo_reg = DVOC,
.dvo_srcdim_reg = DVOC_SRCDIM,
.slave_addr = 0x75, /* For some ch7010 */
.dev_ops = &ch7xxx_ops,
},
{
.type = INTEL_DVO_CHIP_LVDS,
.name = "ivch",
.dvo_reg = DVOA,
.dvo_srcdim_reg = DVOA_SRCDIM,
.slave_addr = 0x02, /* Might also be 0x44, 0x84, 0xc4 */
.dev_ops = &ivch_ops,
},
{
.type = INTEL_DVO_CHIP_TMDS,
.name = "tfp410",
.dvo_reg = DVOC,
.dvo_srcdim_reg = DVOC_SRCDIM,
.slave_addr = TFP410_ADDR,
.dev_ops = &tfp410_ops,
},
{
.type = INTEL_DVO_CHIP_LVDS,
.name = "ch7017",
.dvo_reg = DVOC,
.dvo_srcdim_reg = DVOC_SRCDIM,
.slave_addr = 0x75,
.gpio = GMBUS_PIN_DPB,
.dev_ops = &ch7017_ops,
},
{
.type = INTEL_DVO_CHIP_TMDS,
.name = "ns2501",
.dvo_reg = DVOB,
.dvo_srcdim_reg = DVOB_SRCDIM,
.slave_addr = NS2501_ADDR,
.dev_ops = &ns2501_ops,
}
};
struct intel_dvo {
struct intel_encoder base;
struct intel_dvo_device dev;
struct intel_connector *attached_connector;
bool panel_wants_dither;
};
static struct intel_dvo *enc_to_dvo(struct intel_encoder *encoder)
{
return container_of(encoder, struct intel_dvo, base);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Chris Wilson | 22 | 91.67% | 1 | 50.00% |
Daniel Vetter | 2 | 8.33% | 1 | 50.00% |
Total | 24 | 100.00% | 2 | 100.00% |
static struct intel_dvo *intel_attached_dvo(struct drm_connector *connector)
{
return enc_to_dvo(intel_attached_encoder(connector));
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Chris Wilson | 21 | 95.45% | 1 | 50.00% |
Daniel Vetter | 1 | 4.55% | 1 | 50.00% |
Total | 22 | 100.00% | 2 | 100.00% |
static bool intel_dvo_connector_get_hw_state(struct intel_connector *connector)
{
struct drm_device *dev = connector->base.dev;
struct drm_i915_private *dev_priv = to_i915(dev);
struct intel_dvo *intel_dvo = intel_attached_dvo(&connector->base);
u32 tmp;
tmp = I915_READ(intel_dvo->dev.dvo_reg);
if (!(tmp & DVO_ENABLE))
return false;
return intel_dvo->dev.dev_ops->get_hw_state(&intel_dvo->dev);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ville Syrjälä | 44 | 51.16% | 1 | 25.00% |
Daniel Vetter | 36 | 41.86% | 1 | 25.00% |
Jesse Barnes | 3 | 3.49% | 1 | 25.00% |
Chris Wilson | 3 | 3.49% | 1 | 25.00% |
Total | 86 | 100.00% | 4 | 100.00% |
static bool intel_dvo_get_hw_state(struct intel_encoder *encoder,
enum pipe *pipe)
{
struct drm_device *dev = encoder->base.dev;
struct drm_i915_private *dev_priv = to_i915(dev);
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
u32 tmp;
tmp = I915_READ(intel_dvo->dev.dvo_reg);
if (!(tmp & DVO_ENABLE))
return false;
*pipe = PORT_TO_PIPE(tmp);
return true;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Daniel Vetter | 78 | 92.86% | 2 | 50.00% |
Chris Wilson | 3 | 3.57% | 1 | 25.00% |
Jesse Barnes | 3 | 3.57% | 1 | 25.00% |
Total | 84 | 100.00% | 4 | 100.00% |
static void intel_dvo_get_config(struct intel_encoder *encoder,
struct intel_crtc_state *pipe_config)
{
struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
u32 tmp, flags = 0;
pipe_config->output_types |= BIT(INTEL_OUTPUT_DVO);
tmp = I915_READ(intel_dvo->dev.dvo_reg);
if (tmp & DVO_HSYNC_ACTIVE_HIGH)
flags |= DRM_MODE_FLAG_PHSYNC;
else
flags |= DRM_MODE_FLAG_NHSYNC;
if (tmp & DVO_VSYNC_ACTIVE_HIGH)
flags |= DRM_MODE_FLAG_PVSYNC;
else
flags |= DRM_MODE_FLAG_NVSYNC;
pipe_config->base.adjusted_mode.flags |= flags;
pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Jesse Barnes | 91 | 76.47% | 1 | 12.50% |
Ville Syrjälä | 18 | 15.13% | 2 | 25.00% |
Ander Conselvan de Oliveira | 5 | 4.20% | 2 | 25.00% |
Chris Wilson | 3 | 2.52% | 1 | 12.50% |
Damien Lespiau | 1 | 0.84% | 1 | 12.50% |
Daniel Vetter | 1 | 0.84% | 1 | 12.50% |
Total | 119 | 100.00% | 8 | 100.00% |
static void intel_disable_dvo(struct intel_encoder *encoder,
const struct intel_crtc_state *old_crtc_state,
const struct drm_connector_state *old_conn_state)
{
struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
i915_reg_t dvo_reg = intel_dvo->dev.dvo_reg;
u32 temp = I915_READ(dvo_reg);
intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, false);
I915_WRITE(dvo_reg, temp & ~DVO_ENABLE);
I915_READ(dvo_reg);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Daniel Vetter | 43 | 45.26% | 2 | 25.00% |
Jesse Barnes | 31 | 32.63% | 1 | 12.50% |
Maarten Lankhorst | 10 | 10.53% | 1 | 12.50% |
Chris Wilson | 8 | 8.42% | 2 | 25.00% |
Ville Syrjälä | 3 | 3.16% | 2 | 25.00% |
Total | 95 | 100.00% | 8 | 100.00% |
static void intel_enable_dvo(struct intel_encoder *encoder,
const struct intel_crtc_state *pipe_config,
const struct drm_connector_state *conn_state)
{
struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
i915_reg_t dvo_reg = intel_dvo->dev.dvo_reg;
u32 temp = I915_READ(dvo_reg);
intel_dvo->dev.dev_ops->mode_set(&intel_dvo->dev,
&pipe_config->base.mode,
&pipe_config->base.adjusted_mode);
I915_WRITE(dvo_reg, temp | DVO_ENABLE);
I915_READ(dvo_reg);
intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, true);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Daniel Vetter | 69 | 56.56% | 3 | 23.08% |
Ville Syrjälä | 17 | 13.93% | 3 | 23.08% |
Maarten Lankhorst | 12 | 9.84% | 2 | 15.38% |
Chris Wilson | 10 | 8.20% | 2 | 15.38% |
Ander Conselvan de Oliveira | 7 | 5.74% | 2 | 15.38% |
Jesse Barnes | 7 | 5.74% | 1 | 7.69% |
Total | 122 | 100.00% | 13 | 100.00% |
static enum drm_mode_status
intel_dvo_mode_valid(struct drm_connector *connector,
struct drm_display_mode *mode)
{
struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
const struct drm_display_mode *fixed_mode =
to_intel_connector(connector)->panel.fixed_mode;
int max_dotclk = to_i915(connector->dev)->max_dotclk_freq;
int target_clock = mode->clock;
/* XXX: Validate clock range */
if (fixed_mode) {
if (mode->hdisplay > fixed_mode->hdisplay)
return MODE_PANEL;
if (mode->vdisplay > fixed_mode->vdisplay)
return MODE_PANEL;
target_clock = fixed_mode->clock;
}
if (target_clock > max_dotclk)
return MODE_CLOCK_HIGH;
return intel_dvo->dev.dev_ops->mode_valid(&intel_dvo->dev, mode);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Jesse Barnes | 61 | 48.41% | 1 | 16.67% |
Mika Kahola | 33 | 26.19% | 1 | 16.67% |
Ville Syrjälä | 19 | 15.08% | 1 | 16.67% |
Chris Wilson | 11 | 8.73% | 2 | 33.33% |
Damien Lespiau | 2 | 1.59% | 1 | 16.67% |
Total | 126 | 100.00% | 6 | 100.00% |
static bool intel_dvo_compute_config(struct intel_encoder *encoder,
struct intel_crtc_state *pipe_config,
struct drm_connector_state *conn_state)
{
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
const struct drm_display_mode *fixed_mode =
intel_dvo->attached_connector->panel.fixed_mode;
struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
/*
* If we have timings from the BIOS for the panel, put them in
* to the adjusted mode. The CRTC will be set up for this mode,
* with the panel scaling set up to source from the H/VDisplay
* of the original mode.
*/
if (fixed_mode)
intel_fixed_panel_mode(fixed_mode, adjusted_mode);
return true;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Jesse Barnes | 25 | 34.72% | 1 | 10.00% |
Ville Syrjälä | 18 | 25.00% | 1 | 10.00% |
Daniel Vetter | 18 | 25.00% | 3 | 30.00% |
Maarten Lankhorst | 5 | 6.94% | 1 | 10.00% |
Ander Conselvan de Oliveira | 3 | 4.17% | 2 | 20.00% |
Chris Wilson | 3 | 4.17% | 2 | 20.00% |
Total | 72 | 100.00% | 10 | 100.00% |
static void intel_dvo_pre_enable(struct intel_encoder *encoder,
const struct intel_crtc_state *pipe_config,
const struct drm_connector_state *conn_state)
{
struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
struct intel_crtc *crtc = to_intel_crtc(pipe_config->base.crtc);
const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
int pipe = crtc->pipe;
u32 dvo_val;
i915_reg_t dvo_reg = intel_dvo->dev.dvo_reg;
i915_reg_t dvo_srcdim_reg = intel_dvo->dev.dvo_srcdim_reg;
/* Save the data order, since I don't know what it should be set to. */
dvo_val = I915_READ(dvo_reg) &
(DVO_PRESERVE_MASK | DVO_DATA_ORDER_GBRG);
dvo_val |= DVO_DATA_ORDER_FP | DVO_BORDER_ENABLE |
DVO_BLANK_ACTIVE_HIGH;
if (pipe == 1)
dvo_val |= DVO_PIPE_B_SELECT;
dvo_val |= DVO_PIPE_STALL;
if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
dvo_val |= DVO_HSYNC_ACTIVE_HIGH;
if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
dvo_val |= DVO_VSYNC_ACTIVE_HIGH;
/*I915_WRITE(DVOB_SRCDIM,
(adjusted_mode->crtc_hdisplay << DVO_SRCDIM_HORIZONTAL_SHIFT) |
(adjusted_mode->crtc_vdisplay << DVO_SRCDIM_VERTICAL_SHIFT));*/
I915_WRITE(dvo_srcdim_reg,
(adjusted_mode->crtc_hdisplay << DVO_SRCDIM_HORIZONTAL_SHIFT) |
(adjusted_mode->crtc_vdisplay << DVO_SRCDIM_VERTICAL_SHIFT));
/*I915_WRITE(DVOB, dvo_val);*/
I915_WRITE(dvo_reg, dvo_val);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Jesse Barnes | 135 | 70.31% | 1 | 6.67% |
Daniel Vetter | 16 | 8.33% | 3 | 20.00% |
Maarten Lankhorst | 16 | 8.33% | 2 | 13.33% |
Ville Syrjälä | 14 | 7.29% | 5 | 33.33% |
Chris Wilson | 8 | 4.17% | 2 | 13.33% |
Ander Conselvan de Oliveira | 3 | 1.56% | 2 | 13.33% |
Total | 192 | 100.00% | 15 | 100.00% |
static enum drm_connector_status
intel_dvo_detect(struct drm_connector *connector, bool force)
{
struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
connector->base.id, connector->name);
return intel_dvo->dev.dev_ops->detect(&intel_dvo->dev);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Chris Wilson | 27 | 49.09% | 5 | 71.43% |
Jesse Barnes | 26 | 47.27% | 1 | 14.29% |
Jani Nikula | 2 | 3.64% | 1 | 14.29% |
Total | 55 | 100.00% | 7 | 100.00% |
static int intel_dvo_get_modes(struct drm_connector *connector)
{
struct drm_i915_private *dev_priv = to_i915(connector->dev);
const struct drm_display_mode *fixed_mode =
to_intel_connector(connector)->panel.fixed_mode;
/*
* We should probably have an i2c driver get_modes function for those
* devices which will have a fixed set of modes determined by the chip
* (TV-out, for example), but for now with just TMDS and LVDS,
* that's not the case.
*/
intel_ddc_get_modes(connector,
intel_gmbus_get_adapter(dev_priv, GMBUS_PIN_DPC));
if (!list_empty(&connector->probed_modes))
return 1;
if (fixed_mode) {
struct drm_display_mode *mode;
mode = drm_mode_duplicate(connector->dev, fixed_mode);
if (mode) {
drm_mode_probed_add(connector, mode);
return 1;
}
}
return 0;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Jesse Barnes | 69 | 65.09% | 1 | 12.50% |
Ville Syrjälä | 17 | 16.04% | 1 | 12.50% |
Chris Wilson | 13 | 12.26% | 3 | 37.50% |
Daniel Kurtz | 4 | 3.77% | 1 | 12.50% |
Zhenyu Wang | 2 | 1.89% | 1 | 12.50% |
Jani Nikula | 1 | 0.94% | 1 | 12.50% |
Total | 106 | 100.00% | 8 | 100.00% |
static void intel_dvo_destroy(struct drm_connector *connector)
{
drm_connector_cleanup(connector);
intel_panel_fini(&to_intel_connector(connector)->panel);
kfree(connector);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Jesse Barnes | 20 | 62.50% | 1 | 33.33% |
Ville Syrjälä | 11 | 34.38% | 1 | 33.33% |
Zhenyu Wang | 1 | 3.12% | 1 | 33.33% |
Total | 32 | 100.00% | 3 | 100.00% |
static const struct drm_connector_funcs intel_dvo_connector_funcs = {
.detect = intel_dvo_detect,
.late_register = intel_connector_register,
.early_unregister = intel_connector_unregister,
.destroy = intel_dvo_destroy,
.fill_modes = drm_helper_probe_single_connector_modes,
.atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
.atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
};
static const struct drm_connector_helper_funcs intel_dvo_connector_helper_funcs = {
.mode_valid = intel_dvo_mode_valid,
.get_modes = intel_dvo_get_modes,
};
static void intel_dvo_enc_destroy(struct drm_encoder *encoder)
{
struct intel_dvo *intel_dvo = enc_to_dvo(to_intel_encoder(encoder));
if (intel_dvo->dev.dev_ops->destroy)
intel_dvo->dev.dev_ops->destroy(&intel_dvo->dev);
intel_encoder_destroy(encoder);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Zhenyu Wang | 21 | 39.62% | 1 | 20.00% |
Jesse Barnes | 14 | 26.42% | 1 | 20.00% |
Chris Wilson | 13 | 24.53% | 1 | 20.00% |
Daniel Vetter | 4 | 7.55% | 1 | 20.00% |
Hannes Eder | 1 | 1.89% | 1 | 20.00% |
Total | 53 | 100.00% | 5 | 100.00% |
static const struct drm_encoder_funcs intel_dvo_enc_funcs = {
.destroy = intel_dvo_enc_destroy,
};
/*
* Attempts to get a fixed panel timing for LVDS (currently only the i830).
*
* Other chips with DVO LVDS will need to extend this to deal with the LVDS
* chip being on DVOB/C and having multiple pipes.
*/
static struct drm_display_mode *
intel_dvo_get_current_mode(struct intel_encoder *encoder)
{
struct drm_display_mode *mode;
mode = intel_encoder_current_mode(encoder);
if (mode) {
DRM_DEBUG_KMS("using current (BIOS) mode: ");
drm_mode_debug_printmodeline(mode);
mode->type |= DRM_MODE_TYPE_PREFERRED;
}
return mode;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Jesse Barnes | 38 | 76.00% | 1 | 50.00% |
Ville Syrjälä | 12 | 24.00% | 1 | 50.00% |
Total | 50 | 100.00% | 2 | 100.00% |
static enum port intel_dvo_port(i915_reg_t dvo_reg)
{
if (i915_mmio_reg_equal(dvo_reg, DVOA))
return PORT_A;
else if (i915_mmio_reg_equal(dvo_reg, DVOB))
return PORT_B;
else
return PORT_C;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ville Syrjälä | 33 | 84.62% | 1 | 50.00% |
Dhinakaran Pandiyan | 6 | 15.38% | 1 | 50.00% |
Total | 39 | 100.00% | 2 | 100.00% |
void intel_dvo_init(struct drm_i915_private *dev_priv)
{
struct intel_encoder *intel_encoder;
struct intel_dvo *intel_dvo;
struct intel_connector *intel_connector;
int i;
int encoder_type = DRM_MODE_ENCODER_NONE;
intel_dvo = kzalloc(sizeof(*intel_dvo), GFP_KERNEL);
if (!intel_dvo)
return;
intel_connector = intel_connector_alloc();
if (!intel_connector) {
kfree(intel_dvo);
return;
}
intel_dvo->attached_connector = intel_connector;
intel_encoder = &intel_dvo->base;
intel_encoder->disable = intel_disable_dvo;
intel_encoder->enable = intel_enable_dvo;
intel_encoder->get_hw_state = intel_dvo_get_hw_state;
intel_encoder->get_config = intel_dvo_get_config;
intel_encoder->compute_config = intel_dvo_compute_config;
intel_encoder->pre_enable = intel_dvo_pre_enable;
intel_connector->get_hw_state = intel_dvo_connector_get_hw_state;
/* Now, try to find a controller */
for (i = 0; i < ARRAY_SIZE(intel_dvo_devices); i++) {
struct drm_connector *connector = &intel_connector->base;
const struct intel_dvo_device *dvo = &intel_dvo_devices[i];
struct i2c_adapter *i2c;
int gpio;
bool dvoinit;
enum pipe pipe;
uint32_t dpll[I915_MAX_PIPES];
enum port port;
/*
* Allow the I2C driver info to specify the GPIO to be used in
* special cases, but otherwise default to what's defined
* in the spec.
*/
if (intel_gmbus_is_valid_pin(dev_priv, dvo->gpio))
gpio = dvo->gpio;
else if (dvo->type == INTEL_DVO_CHIP_LVDS)
gpio = GMBUS_PIN_SSC;
else
gpio = GMBUS_PIN_DPB;
/*
* Set up the I2C bus necessary for the chip we're probing.
* It appears that everything is on GPIOE except for panels
* on i830 laptops, which are on GPIOB (DVOA).
*/
i2c = intel_gmbus_get_adapter(dev_priv, gpio);
intel_dvo->dev = *dvo;
/*
* GMBUS NAK handling seems to be unstable, hence let the
* transmitter detection run in bit banging mode for now.
*/
intel_gmbus_force_bit(i2c, true);
/*
* ns2501 requires the DVO 2x clock before it will
* respond to i2c accesses, so make sure we have
* have the clock enabled before we attempt to
* initialize the device.
*/
for_each_pipe(dev_priv, pipe) {
dpll[pipe] = I915_READ(DPLL(pipe));
I915_WRITE(DPLL(pipe), dpll[pipe] | DPLL_DVO_2X_MODE);
}
dvoinit = dvo->dev_ops->init(&intel_dvo->dev, i2c);
/* restore the DVO 2x clock state to original */
for_each_pipe(dev_priv, pipe) {
I915_WRITE(DPLL(pipe), dpll[pipe]);
}
intel_gmbus_force_bit(i2c, false);
if (!dvoinit)
continue;
port = intel_dvo_port(dvo->dvo_reg);
drm_encoder_init(&dev_priv->drm, &intel_encoder->base,
&intel_dvo_enc_funcs, encoder_type,
"DVO %c", port_name(port));
intel_encoder->type = INTEL_OUTPUT_DVO;
intel_encoder->power_domain = POWER_DOMAIN_PORT_OTHER;
intel_encoder->port = port;
intel_encoder->crtc_mask = (1 << 0) | (1 << 1);
switch (dvo->type) {
case INTEL_DVO_CHIP_TMDS:
intel_encoder->cloneable = (1 << INTEL_OUTPUT_ANALOG) |
(1 << INTEL_OUTPUT_DVO);
drm_connector_init(&dev_priv->drm, connector,
&intel_dvo_connector_funcs,
DRM_MODE_CONNECTOR_DVII);
encoder_type = DRM_MODE_ENCODER_TMDS;
break;
case INTEL_DVO_CHIP_LVDS:
intel_encoder->cloneable = 0;
drm_connector_init(&dev_priv->drm, connector,
&intel_dvo_connector_funcs,
DRM_MODE_CONNECTOR_LVDS);
encoder_type = DRM_MODE_ENCODER_LVDS;
break;
}
drm_connector_helper_add(connector,
&intel_dvo_connector_helper_funcs);
connector->display_info.subpixel_order = SubPixelHorizontalRGB;
connector->interlace_allowed = false;
connector->doublescan_allowed = false;
intel_connector_attach_encoder(intel_connector, intel_encoder);
if (dvo->type == INTEL_DVO_CHIP_LVDS) {
/*
* For our LVDS chipsets, we should hopefully be able
* to dig the fixed panel mode out of the BIOS data.
* However, it's in a different format from the BIOS
* data on chipsets with integrated LVDS (stored in AIM
* headers, likely), so for now, just get the current
* mode being output through DVO.
*/
intel_panel_init(&intel_connector->panel,
intel_dvo_get_current_mode(intel_encoder),
NULL, NULL);
intel_dvo->panel_wants_dither = true;
}
return;
}
kfree(intel_dvo);
kfree(intel_connector);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Jesse Barnes | 222 | 39.36% | 2 | 5.88% |
Ville Syrjälä | 114 | 20.21% | 5 | 14.71% |
Chris Wilson | 56 | 9.93% | 6 | 17.65% |
Daniel Vetter | 39 | 6.91% | 7 | 20.59% |
Zhenyu Wang | 25 | 4.43% | 1 | 2.94% |
Dave Müller | 24 | 4.26% | 1 | 2.94% |
Ander Conselvan de Oliveira | 22 | 3.90% | 3 | 8.82% |
Ma Ling | 21 | 3.72% | 1 | 2.94% |
Dhinakaran Pandiyan | 21 | 3.72% | 2 | 5.88% |
Eric Anholt | 7 | 1.24% | 1 | 2.94% |
Daniel Kurtz | 6 | 1.06% | 1 | 2.94% |
Jani Nikula | 5 | 0.89% | 3 | 8.82% |
Jim Bride | 2 | 0.35% | 1 | 2.94% |
Total | 564 | 100.00% | 34 | 100.00% |
Overall Contributors
Person | Tokens | Prop | Commits | CommitProp |
Jesse Barnes | 982 | 44.08% | 2 | 2.82% |
Ville Syrjälä | 358 | 16.07% | 15 | 21.13% |
Daniel Vetter | 307 | 13.78% | 10 | 14.08% |
Chris Wilson | 232 | 10.41% | 12 | 16.90% |
Zhenyu Wang | 49 | 2.20% | 2 | 2.82% |
Ander Conselvan de Oliveira | 45 | 2.02% | 7 | 9.86% |
Maarten Lankhorst | 43 | 1.93% | 3 | 4.23% |
Mika Kahola | 33 | 1.48% | 1 | 1.41% |
Thomas Richter | 31 | 1.39% | 1 | 1.41% |
braggle@free.fr | 29 | 1.30% | 1 | 1.41% |
Dhinakaran Pandiyan | 27 | 1.21% | 2 | 2.82% |
Dave Müller | 24 | 1.08% | 1 | 1.41% |
Ma Ling | 21 | 0.94% | 1 | 1.41% |
Daniel Kurtz | 10 | 0.45% | 1 | 1.41% |
Jani Nikula | 9 | 0.40% | 4 | 5.63% |
Matt Roper | 8 | 0.36% | 1 | 1.41% |
Eric Anholt | 7 | 0.31% | 1 | 1.41% |
Tejun Heo | 3 | 0.13% | 1 | 1.41% |
David Howells | 3 | 0.13% | 1 | 1.41% |
Damien Lespiau | 3 | 0.13% | 2 | 2.82% |
Hannes Eder | 2 | 0.09% | 1 | 1.41% |
Jim Bride | 2 | 0.09% | 1 | 1.41% |
Total | 2228 | 100.00% | 71 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.