Release 4.17 drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c
/*
* Copyright (C) 2013 Red Hat
* Author: Rob Clark <robdclark@gmail.com>
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License version 2 as published by
* the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along with
* this program. If not, see <http://www.gnu.org/licenses/>.
*/
#include <linux/irq.h>
#include <drm/drm_print.h>
#include "msm_drv.h"
#include "mdp5_kms.h"
void mdp5_set_irqmask(struct mdp_kms *mdp_kms, uint32_t irqmask,
uint32_t old_irqmask)
{
mdp5_write(to_mdp5_kms(mdp_kms), REG_MDP5_INTR_CLEAR,
irqmask ^ (irqmask & old_irqmask));
mdp5_write(to_mdp5_kms(mdp_kms), REG_MDP5_INTR_EN, irqmask);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rob Clark | 24 | 52.17% | 1 | 33.33% |
| Jilai Wang | 20 | 43.48% | 1 | 33.33% |
| Archit Taneja | 2 | 4.35% | 1 | 33.33% |
| Total | 46 | 100.00% | 3 | 100.00% |
static void mdp5_irq_error_handler(struct mdp_irq *irq, uint32_t irqstatus)
{
struct mdp5_kms *mdp5_kms = container_of(irq, struct mdp5_kms, error_handler);
static DEFINE_RATELIMIT_STATE(rs, 5*HZ, 1);
extern bool dumpstate;
DRM_ERROR_RATELIMITED("errors: %08x\n", irqstatus);
if (dumpstate && __ratelimit(&rs)) {
struct drm_printer p = drm_info_printer(mdp5_kms->dev->dev);
drm_state_dump(mdp5_kms->dev, &p);
if (mdp5_kms->smp)
mdp5_smp_dump(mdp5_kms->smp, &p);
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rob Clark | 103 | 100.00% | 4 | 100.00% |
| Total | 103 | 100.00% | 4 | 100.00% |
void mdp5_irq_preinstall(struct msm_kms *kms)
{
struct mdp5_kms *mdp5_kms = to_mdp5_kms(to_mdp_kms(kms));
struct device *dev = &mdp5_kms->pdev->dev;
pm_runtime_get_sync(dev);
mdp5_write(mdp5_kms, REG_MDP5_INTR_CLEAR, 0xffffffff);
mdp5_write(mdp5_kms, REG_MDP5_INTR_EN, 0x00000000);
pm_runtime_put_sync(dev);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rob Clark | 46 | 73.02% | 3 | 60.00% |
| Archit Taneja | 17 | 26.98% | 2 | 40.00% |
| Total | 63 | 100.00% | 5 | 100.00% |
int mdp5_irq_postinstall(struct msm_kms *kms)
{
struct mdp_kms *mdp_kms = to_mdp_kms(kms);
struct mdp5_kms *mdp5_kms = to_mdp5_kms(mdp_kms);
struct device *dev = &mdp5_kms->pdev->dev;
struct mdp_irq *error_handler = &mdp5_kms->error_handler;
error_handler->irq = mdp5_irq_error_handler;
error_handler->irqmask = MDP5_IRQ_INTF0_UNDER_RUN |
MDP5_IRQ_INTF1_UNDER_RUN |
MDP5_IRQ_INTF2_UNDER_RUN |
MDP5_IRQ_INTF3_UNDER_RUN;
pm_runtime_get_sync(dev);
mdp_irq_register(mdp_kms, error_handler);
pm_runtime_put_sync(dev);
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rob Clark | 69 | 76.67% | 2 | 50.00% |
| Archit Taneja | 21 | 23.33% | 2 | 50.00% |
| Total | 90 | 100.00% | 4 | 100.00% |
void mdp5_irq_uninstall(struct msm_kms *kms)
{
struct mdp5_kms *mdp5_kms = to_mdp5_kms(to_mdp_kms(kms));
struct device *dev = &mdp5_kms->pdev->dev;
pm_runtime_get_sync(dev);
mdp5_write(mdp5_kms, REG_MDP5_INTR_EN, 0x00000000);
pm_runtime_put_sync(dev);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rob Clark | 38 | 70.37% | 3 | 60.00% |
| Archit Taneja | 16 | 29.63% | 2 | 40.00% |
| Total | 54 | 100.00% | 5 | 100.00% |
irqreturn_t mdp5_irq(struct msm_kms *kms)
{
struct mdp_kms *mdp_kms = to_mdp_kms(kms);
struct mdp5_kms *mdp5_kms = to_mdp5_kms(mdp_kms);
struct drm_device *dev = mdp5_kms->dev;
struct msm_drm_private *priv = dev->dev_private;
unsigned int id;
uint32_t status, enable;
enable = mdp5_read(mdp5_kms, REG_MDP5_INTR_EN);
status = mdp5_read(mdp5_kms, REG_MDP5_INTR_STATUS) & enable;
mdp5_write(mdp5_kms, REG_MDP5_INTR_CLEAR, status);
VERB("status=%08x", status);
mdp_dispatch_irqs(mdp_kms, status);
for (id = 0; id < priv->num_crtcs; id++)
if (status & mdp5_crtc_vblank(priv->crtcs[id]))
drm_handle_vblank(dev, id);
return IRQ_HANDLED;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rob Clark | 110 | 79.14% | 2 | 40.00% |
| Archit Taneja | 17 | 12.23% | 2 | 40.00% |
| Jilai Wang | 12 | 8.63% | 1 | 20.00% |
| Total | 139 | 100.00% | 5 | 100.00% |
int mdp5_enable_vblank(struct msm_kms *kms, struct drm_crtc *crtc)
{
struct mdp5_kms *mdp5_kms = to_mdp5_kms(to_mdp_kms(kms));
struct device *dev = &mdp5_kms->pdev->dev;
pm_runtime_get_sync(dev);
mdp_update_vblank_mask(to_mdp_kms(kms),
mdp5_crtc_vblank(crtc), true);
pm_runtime_put_sync(dev);
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rob Clark | 34 | 50.00% | 2 | 50.00% |
| Hai Li | 19 | 27.94% | 1 | 25.00% |
| Archit Taneja | 15 | 22.06% | 1 | 25.00% |
| Total | 68 | 100.00% | 4 | 100.00% |
void mdp5_disable_vblank(struct msm_kms *kms, struct drm_crtc *crtc)
{
struct mdp5_kms *mdp5_kms = to_mdp5_kms(to_mdp_kms(kms));
struct device *dev = &mdp5_kms->pdev->dev;
pm_runtime_get_sync(dev);
mdp_update_vblank_mask(to_mdp_kms(kms),
mdp5_crtc_vblank(crtc), false);
pm_runtime_put_sync(dev);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rob Clark | 31 | 47.69% | 2 | 50.00% |
| Hai Li | 19 | 29.23% | 1 | 25.00% |
| Archit Taneja | 15 | 23.08% | 1 | 25.00% |
| Total | 65 | 100.00% | 4 | 100.00% |
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Rob Clark | 468 | 73.01% | 8 | 57.14% |
| Archit Taneja | 103 | 16.07% | 4 | 28.57% |
| Hai Li | 38 | 5.93% | 1 | 7.14% |
| Jilai Wang | 32 | 4.99% | 1 | 7.14% |
| Total | 641 | 100.00% | 14 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.