Release 4.17 drivers/gpu/drm/msm/dsi/phy/dsi_phy.h

/*
 * Copyright (c) 2015, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __DSI_PHY_H__

#define __DSI_PHY_H__

#include <linux/regulator/consumer.h>

#include "dsi.h"


#define dsi_phy_read(offset) msm_readl((offset))

#define dsi_phy_write(offset, data) msm_writel((data), (offset))


struct msm_dsi_phy_ops {
	
int (*init) (struct msm_dsi_phy *phy);
	
int (*enable)(struct msm_dsi_phy *phy, int src_pll_id,
			struct msm_dsi_phy_clk_request *clk_req);
	
void (*disable)(struct msm_dsi_phy *phy);
};


struct msm_dsi_phy_cfg {
	
enum msm_dsi_phy_type type;
	
struct dsi_reg_config reg_cfg;
	
struct msm_dsi_phy_ops ops;

	/*
         * Each cell {phy_id, pll_id} of the truth table indicates
         * if the source PLL selection bit should be set for each PHY.
         * Fill default H/W values in illegal cells, eg. cell {0, 1}.
         */
	
bool src_pll_truthtable[DSI_MAX][DSI_MAX];
	
const resource_size_t io_start[DSI_MAX];
	
const int num_dsi_phy;
};

extern const struct msm_dsi_phy_cfg dsi_phy_28nm_hpm_cfgs;
extern const struct msm_dsi_phy_cfg dsi_phy_28nm_lp_cfgs;
extern const struct msm_dsi_phy_cfg dsi_phy_20nm_cfgs;
extern const struct msm_dsi_phy_cfg dsi_phy_28nm_8960_cfgs;
extern const struct msm_dsi_phy_cfg dsi_phy_14nm_cfgs;
extern const struct msm_dsi_phy_cfg dsi_phy_10nm_cfgs;


struct msm_dsi_dphy_timing {
	
u32 clk_pre;
	
u32 clk_post;
	
u32 clk_zero;
	
u32 clk_trail;
	
u32 clk_prepare;
	
u32 hs_exit;
	
u32 hs_zero;
	
u32 hs_prepare;
	
u32 hs_trail;
	
u32 hs_rqst;
	
u32 ta_go;
	
u32 ta_sure;
	
u32 ta_get;

	
struct msm_dsi_phy_shared_timings shared_timings;

	/* For PHY v2 only */
	
u32 hs_rqst_ckln;
	
u32 hs_prep_dly;
	
u32 hs_prep_dly_ckln;
	
u8 hs_halfbyte_en;
	
u8 hs_halfbyte_en_ckln;
};


struct msm_dsi_phy {
	
struct platform_device *pdev;
	
void __iomem *base;
	
void __iomem *reg_base;
	
void __iomem *lane_base;
	
int id;

	
struct clk *ahb_clk;
	
struct regulator_bulk_data supplies[DSI_DEV_REGULATOR_MAX];

	
struct msm_dsi_dphy_timing timing;
	
const struct msm_dsi_phy_cfg *cfg;

	
enum msm_dsi_phy_usecase usecase;
	
bool regulator_ldo_mode;

	
struct msm_dsi_pll *pll;
};

/*
 * PHY internal functions
 */
int msm_dsi_dphy_timing_calc(struct msm_dsi_dphy_timing *timing,
			     struct msm_dsi_phy_clk_request *clk_req);
int msm_dsi_dphy_timing_calc_v2(struct msm_dsi_dphy_timing *timing,
				struct msm_dsi_phy_clk_request *clk_req);
int msm_dsi_dphy_timing_calc_v3(struct msm_dsi_dphy_timing *timing,
				struct msm_dsi_phy_clk_request *clk_req);
void msm_dsi_phy_set_src_pll(struct msm_dsi_phy *phy, int pll_id, u32 reg,
				u32 bit_mask);
int msm_dsi_phy_init_common(struct msm_dsi_phy *phy);

#endif /* __DSI_PHY_H__ */

Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Hai Li
282
80.34%
5
45.45%
Archit Taneja
55
15.67%
5
45.45%
Abhinav Kumar
14
3.99%
1
9.09%
Total
351
100.00%
11
100.00%
Directory: drivers/gpu/drm/msm/dsi/phy

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.