Release 4.18 arch/x86/kernel/apic/apic_flat_64.c
/*
* Copyright 2004 James Cleverdon, IBM.
* Subject to the GNU Public License, v.2
*
* Flat APIC subarch code.
*
* Hacked for x86-64 by James Cleverdon from i386 architecture code by
* Martin Bligh, Andi Kleen, James Bottomley, John Stultz, and
* James Cleverdon.
*/
#include <linux/errno.h>
#include <linux/threads.h>
#include <linux/cpumask.h>
#include <linux/string.h>
#include <linux/kernel.h>
#include <linux/ctype.h>
#include <linux/hardirq.h>
#include <linux/export.h>
#include <asm/smp.h>
#include <asm/apic.h>
#include <asm/ipi.h>
#include <asm/jailhouse_para.h>
#include <linux/acpi.h>
static struct apic apic_physflat;
static struct apic apic_flat;
struct apic *apic __ro_after_init = &apic_flat;
EXPORT_SYMBOL_GPL(apic);
static int flat_acpi_madt_oem_check(char *oem_id, char *oem_table_id)
{
return 1;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Yinghai Lu | 17 | 100.00% | 1 | 100.00% |
| Total | 17 | 100.00% | 1 | 100.00% |
/*
* Set up the logical destination ID.
*
* Intel recommends to set DFR, LDR and TPR before enabling
* an APIC. See e.g. "AP-388 82489DX User's Manual" (Intel
* document number 292116). So here it goes...
*/
void flat_init_apic_ldr(void)
{
unsigned long val;
unsigned long num, id;
num = smp_processor_id();
id = 1UL << num;
apic_write(APIC_DFR, APIC_DFR_FLAT);
val = apic_read(APIC_LDR) & ~APIC_LDR_MASK;
val |= SET_APIC_LOGICAL_ID(id);
apic_write(APIC_LDR, val);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| James Cleverdon | 57 | 96.61% | 1 | 50.00% |
| Andi Kleen | 2 | 3.39% | 1 | 50.00% |
| Total | 59 | 100.00% | 2 | 100.00% |
static void _flat_send_IPI_mask(unsigned long mask, int vector)
{
unsigned long flags;
local_irq_save(flags);
__default_send_IPI_dest_field(mask, vector, apic->dest_logical);
local_irq_restore(flags);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Mike Travis | 34 | 89.47% | 1 | 25.00% |
| Ingo Molnar | 4 | 10.53% | 3 | 75.00% |
| Total | 38 | 100.00% | 4 | 100.00% |
static void flat_send_IPI_mask(const struct cpumask *cpumask, int vector)
{
unsigned long mask = cpumask_bits(cpumask)[0];
_flat_send_IPI_mask(mask, vector);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| James Cleverdon | 21 | 61.76% | 1 | 33.33% |
| Mike Travis | 13 | 38.24% | 2 | 66.67% |
| Total | 34 | 100.00% | 3 | 100.00% |
static void
flat_send_IPI_mask_allbutself(const struct cpumask *cpumask, int vector)
{
unsigned long mask = cpumask_bits(cpumask)[0];
int cpu = smp_processor_id();
if (cpu < BITS_PER_LONG)
clear_bit(cpu, &mask);
_flat_send_IPI_mask(mask, vector);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Mike Travis | 41 | 75.93% | 2 | 66.67% |
| James Cleverdon | 13 | 24.07% | 1 | 33.33% |
| Total | 54 | 100.00% | 3 | 100.00% |
static void flat_send_IPI_allbutself(int vector)
{
int cpu = smp_processor_id();
if (IS_ENABLED(CONFIG_HOTPLUG_CPU) || vector == NMI_VECTOR) {
if (!cpumask_equal(cpu_online_mask, cpumask_of(cpu))) {
unsigned long mask = cpumask_bits(cpu_online_mask)[0];
if (cpu < BITS_PER_LONG)
clear_bit(cpu, &mask);
_flat_send_IPI_mask(mask, vector);
}
} else if (num_online_cpus() > 1) {
__default_send_IPI_shortcut(APIC_DEST_ALLBUT,
vector, apic->dest_logical);
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Mike Travis | 42 | 43.30% | 2 | 20.00% |
| Keith Owens | 26 | 26.80% | 1 | 10.00% |
| Ashok Raj | 21 | 21.65% | 3 | 30.00% |
| Borislav Petkov | 4 | 4.12% | 1 | 10.00% |
| Ingo Molnar | 4 | 4.12% | 3 | 30.00% |
| Total | 97 | 100.00% | 10 | 100.00% |
static void flat_send_IPI_all(int vector)
{
if (vector == NMI_VECTOR) {
flat_send_IPI_mask(cpu_online_mask, vector);
} else {
__default_send_IPI_shortcut(APIC_DEST_ALLINC,
vector, apic->dest_logical);
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Keith Owens | 13 | 34.21% | 1 | 14.29% |
| Ashok Raj | 13 | 34.21% | 1 | 14.29% |
| Ingo Molnar | 8 | 21.05% | 3 | 42.86% |
| Andi Kleen | 3 | 7.89% | 1 | 14.29% |
| Mike Travis | 1 | 2.63% | 1 | 14.29% |
| Total | 38 | 100.00% | 7 | 100.00% |
static unsigned int flat_get_apic_id(unsigned long x)
{
return (x >> 24) & 0xFF;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Yinghai Lu | 17 | 85.00% | 1 | 33.33% |
| Masahiro Yamada | 2 | 10.00% | 1 | 33.33% |
| Ingo Molnar | 1 | 5.00% | 1 | 33.33% |
| Total | 20 | 100.00% | 3 | 100.00% |
static u32 set_apic_id(unsigned int id)
{
return (id & 0xFF) << 24;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Yinghai Lu | 16 | 84.21% | 1 | 33.33% |
| Masahiro Yamada | 2 | 10.53% | 1 | 33.33% |
| Thomas Gleixner | 1 | 5.26% | 1 | 33.33% |
| Total | 19 | 100.00% | 3 | 100.00% |
static unsigned int read_xapic_id(void)
{
return flat_get_apic_id(apic_read(APIC_ID));
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Suresh B. Siddha | 16 | 88.89% | 1 | 33.33% |
| Ingo Molnar | 1 | 5.56% | 1 | 33.33% |
| Masahiro Yamada | 1 | 5.56% | 1 | 33.33% |
| Total | 18 | 100.00% | 3 | 100.00% |
static int flat_apic_id_registered(void)
{
return physid_isset(read_xapic_id(), phys_cpu_present_map);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| James Cleverdon | 15 | 88.24% | 1 | 33.33% |
| Jack Steiner | 1 | 5.88% | 1 | 33.33% |
| Suresh B. Siddha | 1 | 5.88% | 1 | 33.33% |
| Total | 17 | 100.00% | 3 | 100.00% |
static int flat_phys_pkg_id(int initial_apic_id, int index_msb)
{
return initial_apic_id >> index_msb;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Suresh B. Siddha | 12 | 70.59% | 1 | 33.33% |
| Ingo Molnar | 4 | 23.53% | 1 | 33.33% |
| Yinghai Lu | 1 | 5.88% | 1 | 33.33% |
| Total | 17 | 100.00% | 3 | 100.00% |
static int flat_probe(void)
{
return 1;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Yinghai Lu | 11 | 100.00% | 1 | 100.00% |
| Total | 11 | 100.00% | 1 | 100.00% |
static struct apic apic_flat __ro_after_init = {
.name = "flat",
.probe = flat_probe,
.acpi_madt_oem_check = flat_acpi_madt_oem_check,
.apic_id_valid = default_apic_id_valid,
.apic_id_registered = flat_apic_id_registered,
.irq_delivery_mode = dest_Fixed,
.irq_dest_mode = 1, /* logical */
.disable_esr = 0,
.dest_logical = APIC_DEST_LOGICAL,
.check_apicid_used = NULL,
.init_apic_ldr = flat_init_apic_ldr,
.ioapic_phys_id_map = NULL,
.setup_apic_routing = NULL,
.cpu_present_to_apicid = default_cpu_present_to_apicid,
.apicid_to_cpu_present = NULL,
.check_phys_apicid_present = default_check_phys_apicid_present,
.phys_pkg_id = flat_phys_pkg_id,
.get_apic_id = flat_get_apic_id,
.set_apic_id = set_apic_id,
.calc_dest_apicid = apic_flat_calc_apicid,
.send_IPI = default_send_IPI_single,
.send_IPI_mask = flat_send_IPI_mask,
.send_IPI_mask_allbutself = flat_send_IPI_mask_allbutself,
.send_IPI_allbutself = flat_send_IPI_allbutself,
.send_IPI_all = flat_send_IPI_all,
.send_IPI_self = apic_send_IPI_self,
.inquire_remote_apic = default_inquire_remote_apic,
.read = native_apic_mem_read,
.write = native_apic_mem_write,
.eoi_write = native_apic_mem_write,
.icr_read = native_apic_icr_read,
.icr_write = native_apic_icr_write,
.wait_icr_idle = native_apic_wait_icr_idle,
.safe_wait_icr_idle = native_safe_apic_wait_icr_idle,
};
/*
* Physflat mode is used when there are more than 8 CPUs on a system.
* We cannot use logical delivery in this case because the mask
* overflows, so use physical mode.
*/
static int physflat_acpi_madt_oem_check(char *oem_id, char *oem_table_id)
{
#ifdef CONFIG_ACPI
/*
* Quirk: some x86_64 machines can only use physical APIC mode
* regardless of how many processors are present (x86_64 ES7000
* is an example).
*/
if (acpi_gbl_FADT.header.revision >= FADT2_REVISION_ID &&
(acpi_gbl_FADT.flags & ACPI_FADT_APIC_PHYSICAL)) {
printk(KERN_DEBUG "system APIC only can use physical flat");
return 1;
}
if (!strncmp(oem_id, "IBM", 3) && !strncmp(oem_table_id, "EXA", 3)) {
printk(KERN_DEBUG "IBM Summit detected, will use apic physical");
return 1;
}
#endif
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Yinghai Lu | 52 | 61.18% | 3 | 75.00% |
| Suresh B. Siddha | 33 | 38.82% | 1 | 25.00% |
| Total | 85 | 100.00% | 4 | 100.00% |
static void physflat_init_apic_ldr(void)
{
/*
* LDR and DFR are not involved in physflat mode, rather:
* "In physical destination mode, the destination processor is
* specified by its local APIC ID [...]." (Intel SDM, 10.6.2.1)
*/
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Jan Kiszka | 9 | 100.00% | 1 | 100.00% |
| Total | 9 | 100.00% | 1 | 100.00% |
static void physflat_send_IPI_allbutself(int vector)
{
default_send_IPI_mask_allbutself_phys(cpu_online_mask, vector);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Mike Travis | 9 | 56.25% | 2 | 50.00% |
| Andi Kleen | 6 | 37.50% | 1 | 25.00% |
| Yinghai Lu | 1 | 6.25% | 1 | 25.00% |
| Total | 16 | 100.00% | 4 | 100.00% |
static void physflat_send_IPI_all(int vector)
{
default_send_IPI_mask_sequence_phys(cpu_online_mask, vector);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Andi Kleen | 14 | 87.50% | 1 | 33.33% |
| Thomas Gleixner | 1 | 6.25% | 1 | 33.33% |
| Mike Travis | 1 | 6.25% | 1 | 33.33% |
| Total | 16 | 100.00% | 3 | 100.00% |
static int physflat_probe(void)
{
if (apic == &apic_physflat || num_possible_cpus() > 8 ||
jailhouse_paravirt())
return 1;
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Suresh B. Siddha | 26 | 89.66% | 1 | 50.00% |
| Jan Kiszka | 3 | 10.34% | 1 | 50.00% |
| Total | 29 | 100.00% | 2 | 100.00% |
static struct apic apic_physflat __ro_after_init = {
.name = "physical flat",
.probe = physflat_probe,
.acpi_madt_oem_check = physflat_acpi_madt_oem_check,
.apic_id_valid = default_apic_id_valid,
.apic_id_registered = flat_apic_id_registered,
.irq_delivery_mode = dest_Fixed,
.irq_dest_mode = 0, /* physical */
.disable_esr = 0,
.dest_logical = 0,
.check_apicid_used = NULL,
.init_apic_ldr = physflat_init_apic_ldr,
.ioapic_phys_id_map = NULL,
.setup_apic_routing = NULL,
.cpu_present_to_apicid = default_cpu_present_to_apicid,
.apicid_to_cpu_present = NULL,
.check_phys_apicid_present = default_check_phys_apicid_present,
.phys_pkg_id = flat_phys_pkg_id,
.get_apic_id = flat_get_apic_id,
.set_apic_id = set_apic_id,
.calc_dest_apicid = apic_default_calc_apicid,
.send_IPI = default_send_IPI_single_phys,
.send_IPI_mask = default_send_IPI_mask_sequence_phys,
.send_IPI_mask_allbutself = default_send_IPI_mask_allbutself_phys,
.send_IPI_allbutself = physflat_send_IPI_allbutself,
.send_IPI_all = physflat_send_IPI_all,
.send_IPI_self = apic_send_IPI_self,
.inquire_remote_apic = default_inquire_remote_apic,
.read = native_apic_mem_read,
.write = native_apic_mem_write,
.eoi_write = native_apic_mem_write,
.icr_read = native_apic_icr_read,
.icr_write = native_apic_icr_write,
.wait_icr_idle = native_apic_wait_icr_idle,
.safe_wait_icr_idle = native_safe_apic_wait_icr_idle,
};
/*
* We need to check for physflat first, so this order is important.
*/
apic_drivers(apic_physflat, apic_flat);
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Yinghai Lu | 207 | 20.18% | 9 | 14.75% |
| James Cleverdon | 158 | 15.40% | 1 | 1.64% |
| Ingo Molnar | 157 | 15.30% | 13 | 21.31% |
| Mike Travis | 143 | 13.94% | 3 | 4.92% |
| Suresh B. Siddha | 135 | 13.16% | 6 | 9.84% |
| Andi Kleen | 65 | 6.34% | 4 | 6.56% |
| Keith Owens | 39 | 3.80% | 1 | 1.64% |
| Ashok Raj | 35 | 3.41% | 4 | 6.56% |
| Thomas Gleixner | 25 | 2.44% | 6 | 9.84% |
| Jan Kiszka | 16 | 1.56% | 2 | 3.28% |
| Michael S. Tsirkin | 10 | 0.97% | 1 | 1.64% |
| Daniel J Blueman | 10 | 0.97% | 1 | 1.64% |
| Eric W. Biedermann | 6 | 0.58% | 1 | 1.64% |
| Masahiro Yamada | 5 | 0.49% | 1 | 1.64% |
| Borislav Petkov | 4 | 0.39% | 1 | 1.64% |
| Kees Cook | 3 | 0.29% | 1 | 1.64% |
| Randy Dunlap | 2 | 0.19% | 1 | 1.64% |
| Jan Beulich | 2 | 0.19% | 1 | 1.64% |
| Jack Steiner | 1 | 0.10% | 1 | 1.64% |
| Jasper Spaans | 1 | 0.10% | 1 | 1.64% |
| Lv Zheng | 1 | 0.10% | 1 | 1.64% |
| Paul Gortmaker | 1 | 0.10% | 1 | 1.64% |
| Total | 1026 | 100.00% | 61 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.