cregit-Linux how code gets into the kernel

Release 4.18 drivers/net/dsa/mv88e6xxx/ptp.h

/*
 * Marvell 88E6xxx Switch PTP support
 *
 * Copyright (c) 2008 Marvell Semiconductor
 *
 * Copyright (c) 2017 National Instruments
 *      Erik Hons <erik.hons@ni.com>
 *      Brandon Streiff <brandon.streiff@ni.com>
 *      Dane Wagner <dane.wagner@ni.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef _MV88E6XXX_PTP_H

#define _MV88E6XXX_PTP_H

#include "chip.h"

/* Offset 0x00: TAI Global Config */

#define MV88E6XXX_TAI_CFG			0x00

#define MV88E6XXX_TAI_CFG_CAP_OVERWRITE		0x8000

#define MV88E6XXX_TAI_CFG_CAP_CTR_START		0x4000

#define MV88E6XXX_TAI_CFG_EVREQ_FALLING		0x2000

#define MV88E6XXX_TAI_CFG_TRIG_ACTIVE_LO	0x1000

#define MV88E6XXX_TAI_CFG_IRL_ENABLE		0x0400

#define MV88E6XXX_TAI_CFG_TRIG_IRQ_EN		0x0200

#define MV88E6XXX_TAI_CFG_EVREQ_IRQ_EN		0x0100

#define MV88E6XXX_TAI_CFG_TRIG_LOCK		0x0080

#define MV88E6XXX_TAI_CFG_BLOCK_UPDATE		0x0008

#define MV88E6XXX_TAI_CFG_MULTI_PTP		0x0004

#define MV88E6XXX_TAI_CFG_TRIG_MODE_ONESHOT	0x0002

#define MV88E6XXX_TAI_CFG_TRIG_ENABLE		0x0001

/* Offset 0x01: Timestamp Clock Period (ps) */

#define MV88E6XXX_TAI_CLOCK_PERIOD		0x01

/* Offset 0x02/0x03: Trigger Generation Amount */

#define MV88E6XXX_TAI_TRIG_GEN_AMOUNT_LO	0x02

#define MV88E6XXX_TAI_TRIG_GEN_AMOUNT_HI	0x03

/* Offset 0x04: Clock Compensation */

#define MV88E6XXX_TAI_TRIG_CLOCK_COMP		0x04

/* Offset 0x05: Trigger Configuration */

#define MV88E6XXX_TAI_TRIG_CFG			0x05

/* Offset 0x06: Ingress Rate Limiter Clock Generation Amount */

#define MV88E6XXX_TAI_IRL_AMOUNT		0x06

/* Offset 0x07: Ingress Rate Limiter Compensation */

#define MV88E6XXX_TAI_IRL_COMP			0x07

/* Offset 0x08: Ingress Rate Limiter Compensation */

#define MV88E6XXX_TAI_IRL_COMP_PS		0x08

/* Offset 0x09: Event Status */

#define MV88E6XXX_TAI_EVENT_STATUS		0x09

#define MV88E6XXX_TAI_EVENT_STATUS_CAP_TRIG	0x4000

#define MV88E6XXX_TAI_EVENT_STATUS_ERROR	0x0200

#define MV88E6XXX_TAI_EVENT_STATUS_VALID	0x0100

#define MV88E6XXX_TAI_EVENT_STATUS_CTR_MASK	0x00ff

/* Offset 0x0A/0x0B: Event Time */

#define MV88E6XXX_TAI_EVENT_TIME_LO		0x0a

#define MV88E6XXX_TAI_EVENT_TYPE_HI		0x0b

/* Offset 0x0E/0x0F: PTP Global Time */

#define MV88E6XXX_TAI_TIME_LO			0x0e

#define MV88E6XXX_TAI_TIME_HI			0x0f

/* Offset 0x10/0x11: Trig Generation Time */

#define MV88E6XXX_TAI_TRIG_TIME_LO		0x10

#define MV88E6XXX_TAI_TRIG_TIME_HI		0x11

/* Offset 0x12: Lock Status */

#define MV88E6XXX_TAI_LOCK_STATUS		0x12

#ifdef CONFIG_NET_DSA_MV88E6XXX_PTP

long mv88e6xxx_hwtstamp_work(struct ptp_clock_info *ptp);
int mv88e6xxx_ptp_setup(struct mv88e6xxx_chip *chip);
void mv88e6xxx_ptp_free(struct mv88e6xxx_chip *chip);


#define ptp_to_chip(ptp) container_of(ptp, struct mv88e6xxx_chip,        \
                                      ptp_clock_info)

#else /* !CONFIG_NET_DSA_MV88E6XXX_PTP */


static inline long mv88e6xxx_hwtstamp_work(struct ptp_clock_info *ptp) { return -1; }

Contributors

PersonTokensPropCommitsCommitProp
Brandon Streiff1593.75%150.00%
Arnd Bergmann16.25%150.00%
Total16100.00%2100.00%


static inline int mv88e6xxx_ptp_setup(struct mv88e6xxx_chip *chip) { return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Brandon Streiff15100.00%1100.00%
Total15100.00%1100.00%


static inline void mv88e6xxx_ptp_free(struct mv88e6xxx_chip *chip) { }

Contributors

PersonTokensPropCommitsCommitProp
Brandon Streiff1090.91%150.00%
Arnd Bergmann19.09%150.00%
Total11100.00%2100.00%

#endif /* CONFIG_NET_DSA_MV88E6XXX_PTP */ #endif /* _MV88E6XXX_PTP_H */

Overall Contributors

PersonTokensPropCommitsCommitProp
Brandon Streiff24199.18%375.00%
Arnd Bergmann20.82%125.00%
Total243100.00%4100.00%
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.