cregit-Linux how code gets into the kernel

Release 4.18 drivers/net/ethernet/intel/ixgbe/ixgbe_dcb.h

/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright(c) 1999 - 2018 Intel Corporation. */

#ifndef _DCB_CONFIG_H_

#define _DCB_CONFIG_H_

#include <linux/dcbnl.h>
#include "ixgbe_type.h"

/* DCB data structures */


#define IXGBE_MAX_PACKET_BUFFERS 8

#define MAX_USER_PRIORITY        8

#define MAX_BW_GROUP             8

#define BW_PERCENT               100


#define DCB_TX_CONFIG            0

#define DCB_RX_CONFIG            1

/* DCB error Codes */

#define DCB_SUCCESS              0

#define DCB_ERR_CONFIG           -1

#define DCB_ERR_PARAM            -2

/* Transmit and receive Errors */
/* Error in bandwidth group allocation */

#define DCB_ERR_BW_GROUP        -3
/* Error in traffic class bandwidth allocation */

#define DCB_ERR_TC_BW           -4
/* Traffic class has both link strict and group strict enabled */

#define DCB_ERR_LS_GS           -5
/* Link strict traffic class has non zero bandwidth */

#define DCB_ERR_LS_BW_NONZERO   -6
/* Link strict bandwidth group has non zero bandwidth */

#define DCB_ERR_LS_BWG_NONZERO  -7
/*  Traffic class has zero bandwidth */

#define DCB_ERR_TC_BW_ZERO      -8


#define DCB_NOT_IMPLEMENTED      0x7FFFFFFF


struct dcb_pfc_tc_debug {
	
u8  tc;
	
u8  pause_status;
	
u64 pause_quanta;
};


enum strict_prio_type {
	
prio_none = 0,
	
prio_group,
	
prio_link
};

/* DCB capability definitions */

#define IXGBE_DCB_PG_SUPPORT        0x00000001

#define IXGBE_DCB_PFC_SUPPORT       0x00000002

#define IXGBE_DCB_BCN_SUPPORT       0x00000004

#define IXGBE_DCB_UP2TC_SUPPORT     0x00000008

#define IXGBE_DCB_GSP_SUPPORT       0x00000010


#define IXGBE_DCB_8_TC_SUPPORT      0x80


struct dcb_support {
	/* DCB capabilities */
	
u32 capabilities;

	/* Each bit represents a number of TCs configurable in the hw.
         * If 8 traffic classes can be configured, the value is 0x80.
         */
	
u8  traffic_classes;
	
u8  pfc_traffic_classes;
};

/* Traffic class bandwidth allocation per direction */

struct tc_bw_alloc {
	
u8 bwg_id;		  /* Bandwidth Group (BWG) ID */
	
u8 bwg_percent;		  /* % of BWG's bandwidth */
	
u8 link_percent;	  /* % of link bandwidth */
	
u8 up_to_tc_bitmap;	  /* User Priority to Traffic Class mapping */
	
u16 data_credits_refill;  /* Credit refill amount in 64B granularity */
	
u16 data_credits_max;	  /* Max credits for a configured packet buffer
                                   * in 64B granularity.*/
	
enum strict_prio_type prio_type; /* Link or Group Strict Priority */
};


enum dcb_pfc_type {
	
pfc_disabled = 0,
	
pfc_enabled_full,
	
pfc_enabled_tx,
	
pfc_enabled_rx
};

/* Traffic class configuration */

struct tc_configuration {
	
struct tc_bw_alloc path[2]; /* One each for Tx/Rx */
	
enum dcb_pfc_type  dcb_pfc; /* Class based flow control setting */

	
u16 desc_credits_max; /* For Tx Descriptor arbitration */
	
u8 tc; /* Traffic class (TC) */
};


struct dcb_num_tcs {
	
u8 pg_tcs;
	
u8 pfc_tcs;
};


struct ixgbe_dcb_config {
	
struct dcb_support support;
	
struct dcb_num_tcs num_tcs;
	
struct tc_configuration tc_config[MAX_TRAFFIC_CLASS];
	
u8     bw_percentage[2][MAX_BW_GROUP]; /* One each for Tx/Rx */
	
bool   pfc_mode_enable;

	
u32  dcb_cfg_version; /* Not used...OS-specific? */
	
u32  link_speed; /* For bandwidth allocation validation purpose */
};

/* DCB driver APIs */
void ixgbe_dcb_unpack_pfc(struct ixgbe_dcb_config *cfg, u8 *pfc_en);
void ixgbe_dcb_unpack_refill(struct ixgbe_dcb_config *, int, u16 *);
void ixgbe_dcb_unpack_max(struct ixgbe_dcb_config *, u16 *);
void ixgbe_dcb_unpack_bwgid(struct ixgbe_dcb_config *, int, u8 *);
void ixgbe_dcb_unpack_prio(struct ixgbe_dcb_config *, int, u8 *);
void ixgbe_dcb_unpack_map(struct ixgbe_dcb_config *, int, u8 *);
u8 ixgbe_dcb_get_tc_from_up(struct ixgbe_dcb_config *, int, u8);

/* DCB credits calculation */
s32 ixgbe_dcb_calculate_tc_credits(struct ixgbe_hw *,
				   struct ixgbe_dcb_config *, int, u8);

/* DCB hw initialization */
s32 ixgbe_dcb_hw_ets(struct ixgbe_hw *hw, struct ieee_ets *ets, int max);
s32 ixgbe_dcb_hw_ets_config(struct ixgbe_hw *hw, u16 *refill, u16 *max,
			    u8 *bwg_id, u8 *prio_type, u8 *tc_prio);
s32 ixgbe_dcb_hw_pfc_config(struct ixgbe_hw *hw, u8 pfc_en, u8 *tc_prio);
s32 ixgbe_dcb_hw_config(struct ixgbe_hw *, struct ixgbe_dcb_config *);

void ixgbe_dcb_read_rtrup2tc(struct ixgbe_hw *hw, u8 *map);

/* DCB definitions for credit calculation */

#define DCB_CREDIT_QUANTUM	64   
/* DCB Quantum */

#define MAX_CREDIT_REFILL       511  
/* 0x1FF * 64B = 32704B */

#define DCB_MAX_TSO_SIZE        (32*1024) 
/* MAX TSO packet size supported in DCB mode */

#define MINIMUM_CREDIT_FOR_TSO  (DCB_MAX_TSO_SIZE/64 + 1) 
/* 513 for 32KB TSO packet */

#define MAX_CREDIT              4095 
/* Maximum credit supported: 256KB * 1204 / 64B */

#endif /* _DCB_CONFIG_H */

Overall Contributors

PersonTokensPropCommitsCommitProp
Alexander Duyck27855.05%320.00%
John Fastabend15731.09%853.33%
Peter P. Waskiewicz Jr5510.89%16.67%
Amir Hanania132.57%16.67%
Jeff Kirsher20.40%213.33%
Total505100.00%15100.00%
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.