cregit-Linux how code gets into the kernel

Release 4.18 drivers/soc/renesas/rcar-rst.c

/*
 * R-Car Gen1 RESET/WDT, R-Car Gen2, Gen3, and RZ/G RST Driver
 *
 * Copyright (C) 2016 Glider bvba
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */

#include <linux/err.h>
#include <linux/io.h>
#include <linux/of_address.h>
#include <linux/soc/renesas/rcar-rst.h>


#define WDTRSTCR_RESET		0xA55A0002

#define WDTRSTCR		0x0054


static int rcar_rst_enable_wdt_reset(void __iomem *base) { iowrite32(WDTRSTCR_RESET, base + WDTRSTCR); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Fabrizio Castro23100.00%1100.00%
Total23100.00%1100.00%

struct rst_config { unsigned int modemr; /* Mode Monitoring Register Offset */ int (*configure)(void *base); /* Platform specific configuration */ }; static const struct rst_config rcar_rst_gen1 __initconst = { .modemr = 0x20, }; static const struct rst_config rcar_rst_gen2 __initconst = { .modemr = 0x60, .configure = rcar_rst_enable_wdt_reset, }; static const struct rst_config rcar_rst_gen3 __initconst = { .modemr = 0x60, }; static const struct of_device_id rcar_rst_matches[] __initconst = { /* RZ/G is handled like R-Car Gen2 */ { .compatible = "renesas,r8a7743-rst", .data = &rcar_rst_gen2 }, { .compatible = "renesas,r8a7745-rst", .data = &rcar_rst_gen2 }, { .compatible = "renesas,r8a77470-rst", .data = &rcar_rst_gen2 }, /* R-Car Gen1 */ { .compatible = "renesas,r8a7778-reset-wdt", .data = &rcar_rst_gen1 }, { .compatible = "renesas,r8a7779-reset-wdt", .data = &rcar_rst_gen1 }, /* R-Car Gen2 */ { .compatible = "renesas,r8a7790-rst", .data = &rcar_rst_gen2 }, { .compatible = "renesas,r8a7791-rst", .data = &rcar_rst_gen2 }, { .compatible = "renesas,r8a7792-rst", .data = &rcar_rst_gen2 }, { .compatible = "renesas,r8a7793-rst", .data = &rcar_rst_gen2 }, { .compatible = "renesas,r8a7794-rst", .data = &rcar_rst_gen2 }, /* R-Car Gen3 */ { .compatible = "renesas,r8a7795-rst", .data = &rcar_rst_gen3 }, { .compatible = "renesas,r8a7796-rst", .data = &rcar_rst_gen3 }, { .compatible = "renesas,r8a77965-rst", .data = &rcar_rst_gen3 }, { .compatible = "renesas,r8a77970-rst", .data = &rcar_rst_gen3 }, { .compatible = "renesas,r8a77980-rst", .data = &rcar_rst_gen3 }, { .compatible = "renesas,r8a77990-rst", .data = &rcar_rst_gen3 }, { .compatible = "renesas,r8a77995-rst", .data = &rcar_rst_gen3 }, { /* sentinel */ } }; static void __iomem *rcar_rst_base __initdata; static u32 saved_mode __initdata;
static int __init rcar_rst_init(void) { const struct of_device_id *match; const struct rst_config *cfg; struct device_node *np; void __iomem *base; int error = 0; np = of_find_matching_node_and_match(NULL, rcar_rst_matches, &match); if (!np) return -ENODEV; base = of_iomap(np, 0); if (!base) { pr_warn("%pOF: Cannot map regs\n", np); error = -ENOMEM; goto out_put; } rcar_rst_base = base; cfg = match->data; saved_mode = ioread32(base + cfg->modemr); if (cfg->configure) { error = cfg->configure(base); if (error) { pr_warn("%pOF: Cannot run SoC specific configuration\n", np); goto out_put; } } pr_debug("%pOF: MODE = 0x%08x\n", np, saved_mode); out_put: of_node_put(np); return error; }

Contributors

PersonTokensPropCommitsCommitProp
Geert Uytterhoeven12678.26%133.33%
Fabrizio Castro3320.50%133.33%
Rob Herring21.24%133.33%
Total161100.00%3100.00%


int __init rcar_rst_read_mode_pins(u32 *mode) { int error; if (!rcar_rst_base) { error = rcar_rst_init(); if (error) return error; } *mode = saved_mode; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Geert Uytterhoeven40100.00%1100.00%
Total40100.00%1100.00%


Overall Contributors

PersonTokensPropCommitsCommitProp
Geert Uytterhoeven39970.62%222.22%
Fabrizio Castro10117.88%111.11%
Sergei Shtylyov244.25%222.22%
Biju Das132.30%111.11%
Takeshi Kihara132.30%111.11%
Jacopo Mondi132.30%111.11%
Rob Herring20.35%111.11%
Total565100.00%9100.00%
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.