cregit-Linux how code gets into the kernel

Release 4.7 arch/arm/mach-imx/mxc.h

/*
 * Copyright 2004-2007, 2010-2015 Freescale Semiconductor, Inc.
 * Copyright (C) 2008 Juergen Beisert (kernel@pengutronix.de)
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
 * MA 02110-1301, USA.
 */

#ifndef __ASM_ARCH_MXC_H__

#define __ASM_ARCH_MXC_H__

#include <linux/types.h>

#ifndef __ASM_ARCH_MXC_HARDWARE_H__
#error "Do not include directly."
#endif


#define MXC_CPU_MX1		1

#define MXC_CPU_MX21		21

#define MXC_CPU_MX25		25

#define MXC_CPU_MX27		27

#define MXC_CPU_MX31		31

#define MXC_CPU_MX35		35

#define MXC_CPU_MX51		51

#define MXC_CPU_MX53		53

#define MXC_CPU_IMX6SL		0x60

#define MXC_CPU_IMX6DL		0x61

#define MXC_CPU_IMX6SX		0x62

#define MXC_CPU_IMX6Q		0x63

#define MXC_CPU_IMX6UL		0x64

#define MXC_CPU_IMX7D		0x72


#define IMX_DDR_TYPE_LPDDR2		1

#ifndef __ASSEMBLY__
extern unsigned int __mxc_cpu_type;
#endif

#ifdef CONFIG_SOC_IMX1
# ifdef mxc_cpu_type

#  undef mxc_cpu_type

#  define mxc_cpu_type __mxc_cpu_type
# else

#  define mxc_cpu_type MXC_CPU_MX1
# endif

# define cpu_is_mx1()		(mxc_cpu_type == MXC_CPU_MX1)
#else

# define cpu_is_mx1()		(0)
#endif

#ifdef CONFIG_SOC_IMX21
# ifdef mxc_cpu_type

#  undef mxc_cpu_type

#  define mxc_cpu_type __mxc_cpu_type
# else

#  define mxc_cpu_type MXC_CPU_MX21
# endif

# define cpu_is_mx21()		(mxc_cpu_type == MXC_CPU_MX21)
#else

# define cpu_is_mx21()		(0)
#endif

#ifdef CONFIG_SOC_IMX25
# ifdef mxc_cpu_type

#  undef mxc_cpu_type

#  define mxc_cpu_type __mxc_cpu_type
# else

#  define mxc_cpu_type MXC_CPU_MX25
# endif

# define cpu_is_mx25()		(mxc_cpu_type == MXC_CPU_MX25)
#else

# define cpu_is_mx25()		(0)
#endif

#ifdef CONFIG_SOC_IMX27
# ifdef mxc_cpu_type

#  undef mxc_cpu_type

#  define mxc_cpu_type __mxc_cpu_type
# else

#  define mxc_cpu_type MXC_CPU_MX27
# endif

# define cpu_is_mx27()		(mxc_cpu_type == MXC_CPU_MX27)
#else

# define cpu_is_mx27()		(0)
#endif

#ifdef CONFIG_SOC_IMX31
# ifdef mxc_cpu_type

#  undef mxc_cpu_type

#  define mxc_cpu_type __mxc_cpu_type
# else

#  define mxc_cpu_type MXC_CPU_MX31
# endif

# define cpu_is_mx31()		(mxc_cpu_type == MXC_CPU_MX31)
#else

# define cpu_is_mx31()		(0)
#endif

#ifdef CONFIG_SOC_IMX35
# ifdef mxc_cpu_type

#  undef mxc_cpu_type

#  define mxc_cpu_type __mxc_cpu_type
# else

#  define mxc_cpu_type MXC_CPU_MX35
# endif

# define cpu_is_mx35()		(mxc_cpu_type == MXC_CPU_MX35)
#else

# define cpu_is_mx35()		(0)
#endif

#ifdef CONFIG_SOC_IMX51
# ifdef mxc_cpu_type

#  undef mxc_cpu_type

#  define mxc_cpu_type __mxc_cpu_type
# else

#  define mxc_cpu_type MXC_CPU_MX51
# endif

# define cpu_is_mx51()		(mxc_cpu_type == MXC_CPU_MX51)
#else

# define cpu_is_mx51()		(0)
#endif

#ifdef CONFIG_SOC_IMX53
# ifdef mxc_cpu_type

#  undef mxc_cpu_type

#  define mxc_cpu_type __mxc_cpu_type
# else

#  define mxc_cpu_type MXC_CPU_MX53
# endif

# define cpu_is_mx53()		(mxc_cpu_type == MXC_CPU_MX53)
#else

# define cpu_is_mx53()		(0)
#endif

#ifndef __ASSEMBLY__
#ifdef CONFIG_SOC_IMX6SL

static inline bool cpu_is_imx6sl(void) { return __mxc_cpu_type == MXC_CPU_IMX6SL; }

Contributors

PersonTokensPropCommitsCommitProp
shawn guoshawn guo14100.00%1100.00%
Total14100.00%1100.00%

#else
static inline bool cpu_is_imx6sl(void) { return false; }

Contributors

PersonTokensPropCommitsCommitProp
arnd bergmannarnd bergmann12100.00%1100.00%
Total12100.00%1100.00%

#endif
static inline bool cpu_is_imx6dl(void) { return __mxc_cpu_type == MXC_CPU_IMX6DL; }

Contributors

PersonTokensPropCommitsCommitProp
shawn guoshawn guo14100.00%1100.00%
Total14100.00%1100.00%


static inline bool cpu_is_imx6sx(void) { return __mxc_cpu_type == MXC_CPU_IMX6SX; }

Contributors

PersonTokensPropCommitsCommitProp
shawn guoshawn guo14100.00%1100.00%
Total14100.00%1100.00%


static inline bool cpu_is_imx6ul(void) { return __mxc_cpu_type == MXC_CPU_IMX6UL; }

Contributors

PersonTokensPropCommitsCommitProp
frank lifrank li14100.00%1100.00%
Total14100.00%1100.00%


static inline bool cpu_is_imx6q(void) { return __mxc_cpu_type == MXC_CPU_IMX6Q; }

Contributors

PersonTokensPropCommitsCommitProp
shawn guoshawn guo14100.00%1100.00%
Total14100.00%1100.00%


static inline bool cpu_is_imx7d(void) { return __mxc_cpu_type == MXC_CPU_IMX7D; }

Contributors

PersonTokensPropCommitsCommitProp
anson huanganson huang14100.00%1100.00%
Total14100.00%1100.00%

struct cpu_op { u32 cpu_rate; }; int tzic_enable_wake(void); extern struct cpu_op *(*get_cpu_op)(int *op); #endif #define cpu_is_mx3() (cpu_is_mx31() || cpu_is_mx35()) #define cpu_is_mx2() (cpu_is_mx21() || cpu_is_mx27()) #define imx_readl readl_relaxed #define imx_readw readw_relaxed #define imx_writel writel_relaxed #define imx_writew writew_relaxed #endif /* __ASM_ARCH_MXC_H__ */

Overall Contributors

PersonTokensPropCommitsCommitProp
sascha hauersascha hauer22341.84%311.11%
shawn guoshawn guo7213.51%414.81%
amit kucheriaamit kucheria356.57%13.70%
richard zhaorichard zhao346.38%311.11%
yong shenyong shen305.63%13.70%
anson huanganson huang234.32%27.41%
arnd bergmannarnd bergmann193.56%13.70%
frank lifrank li183.38%13.70%
quinn jensenquinn jensen173.19%13.70%
johannes bergjohannes berg163.00%13.70%
dinh nguyendinh nguyen142.63%27.41%
holger schurigholger schurig132.44%27.41%
robert schwebelrobert schwebel81.50%13.70%
juergen beisertjuergen beisert71.31%13.70%
dmitriy taychenachevdmitriy taychenachev20.38%13.70%
uwe kleine-koeniguwe kleine-koenig10.19%13.70%
jason wangjason wang10.19%13.70%
Total533100.00%27100.00%
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
{% endraw %}