cregit-Linux how code gets into the kernel

Release 4.7 arch/mips/pistachio/init.c

/*
 * Pistachio platform setup
 *
 * Copyright (C) 2014 Google, Inc.
 * Copyright (C) 2016 Imagination Technologies
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 */

#include <linux/init.h>
#include <linux/io.h>
#include <linux/kernel.h>
#include <linux/of_address.h>
#include <linux/of_fdt.h>
#include <linux/of_platform.h>

#include <asm/cacheflush.h>
#include <asm/dma-coherence.h>
#include <asm/fw/fw.h>
#include <asm/mips-boards/generic.h>
#include <asm/mips-cm.h>
#include <asm/mips-cpc.h>
#include <asm/prom.h>
#include <asm/smp-ops.h>
#include <asm/traps.h>

/*
 * Core revision register decoding
 * Bits 23 to 20: Major rev
 * Bits 15 to 8: Minor rev
 * Bits 7 to 0: Maintenance rev
 */

#define PISTACHIO_CORE_REV_REG	0xB81483D0

#define PISTACHIO_CORE_REV_A1	0x00100006

#define PISTACHIO_CORE_REV_B0	0x00100106


const char *get_system_type(void) { u32 core_rev; const char *sys_type; core_rev = __raw_readl((const void *)PISTACHIO_CORE_REV_REG); switch (core_rev) { case PISTACHIO_CORE_REV_B0: sys_type = "IMG Pistachio SoC (B0)"; break; case PISTACHIO_CORE_REV_A1: sys_type = "IMG Pistachio SoC (A1)"; break; default: sys_type = "IMG Pistachio SoC"; break; } return sys_type; }

Contributors

PersonTokensPropCommitsCommitProp
james hartleyjames hartley4981.67%150.00%
andrew brestickerandrew bresticker1118.33%150.00%
Total60100.00%2100.00%


static void __init plat_setup_iocoherency(void) { /* * Kernel has been configured with software coherency * but we might choose to turn it off and use hardware * coherency instead. */ if (mips_cm_numiocu() != 0) { /* Nothing special needs to be done to enable coherency */ pr_info("CMP IOCU detected\n"); hw_coherentio = 1; if (coherentio == 0) pr_info("Hardware DMA cache coherency disabled\n"); else pr_info("Hardware DMA cache coherency enabled\n"); } else { if (coherentio == 1) pr_info("Hardware DMA cache coherency unsupported, but enabled from command line!\n"); else pr_info("Software DMA cache coherency enabled\n"); } }

Contributors

PersonTokensPropCommitsCommitProp
andrew brestickerandrew bresticker66100.00%1100.00%
Total66100.00%1100.00%


void __init *plat_get_fdt(void) { if (fw_arg0 != -2) panic("Device-tree not present"); return (void *)fw_arg1; }

Contributors

PersonTokensPropCommitsCommitProp
andrew brestickerandrew bresticker2382.14%150.00%
matt redfearnmatt redfearn517.86%150.00%
Total28100.00%2100.00%


void __init plat_mem_setup(void) { __dt_setup_arch(plat_get_fdt()); plat_setup_iocoherency(); }

Contributors

PersonTokensPropCommitsCommitProp
matt redfearnmatt redfearn1164.71%150.00%
andrew brestickerandrew bresticker635.29%150.00%
Total17100.00%2100.00%

#define DEFAULT_CPC_BASE_ADDR 0x1bde0000 #define DEFAULT_CDMM_BASE_ADDR 0x1bdd0000
phys_addr_t mips_cpc_default_phys_base(void) { return DEFAULT_CPC_BASE_ADDR; }

Contributors

PersonTokensPropCommitsCommitProp
andrew brestickerandrew bresticker10100.00%1100.00%
Total10100.00%1100.00%


phys_addr_t mips_cdmm_phys_base(void) { return DEFAULT_CDMM_BASE_ADDR; }

Contributors

PersonTokensPropCommitsCommitProp
james hoganjames hogan10100.00%1100.00%
Total10100.00%1100.00%


static void __init mips_nmi_setup(void) { void *base; extern char except_vec_nmi; base = cpu_has_veic ? (void *)(CAC_BASE + 0xa80) : (void *)(CAC_BASE + 0x380); memcpy(base, &except_vec_nmi, 0x80); flush_icache_range((unsigned long)base, (unsigned long)base + 0x80); }

Contributors

PersonTokensPropCommitsCommitProp
andrew brestickerandrew bresticker68100.00%1100.00%
Total68100.00%1100.00%


static void __init mips_ejtag_setup(void) { void *base; extern char except_vec_ejtag_debug; base = cpu_has_veic ? (void *)(CAC_BASE + 0xa00) : (void *)(CAC_BASE + 0x300); memcpy(base, &except_vec_ejtag_debug, 0x80); flush_icache_range((unsigned long)base, (unsigned long)base + 0x80); }

Contributors

PersonTokensPropCommitsCommitProp
andrew brestickerandrew bresticker68100.00%1100.00%
Total68100.00%1100.00%


void __init prom_init(void) { board_nmi_handler_setup = mips_nmi_setup; board_ejtag_handler_setup = mips_ejtag_setup; mips_cm_probe(); mips_cpc_probe(); register_cps_smp_ops(); pr_info("SoC Type: %s\n", get_system_type()); }

Contributors

PersonTokensPropCommitsCommitProp
andrew brestickerandrew bresticker2575.76%150.00%
james hartleyjames hartley824.24%150.00%
Total33100.00%2100.00%


void __init prom_free_prom_memory(void) { }

Contributors

PersonTokensPropCommitsCommitProp
andrew brestickerandrew bresticker7100.00%1100.00%
Total7100.00%1100.00%


void __init device_tree_init(void) { if (!initial_boot_params) return; unflatten_and_copy_device_tree(); }

Contributors

PersonTokensPropCommitsCommitProp
andrew brestickerandrew bresticker17100.00%1100.00%
Total17100.00%1100.00%


static int __init plat_of_setup(void) { if (!of_have_populated_dt()) panic("Device tree not present"); if (of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL)) panic("Failed to populate DT"); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
andrew brestickerandrew bresticker41100.00%1100.00%
Total41100.00%1100.00%

arch_initcall(plat_of_setup);

Overall Contributors

PersonTokensPropCommitsCommitProp
andrew brestickerandrew bresticker39379.07%125.00%
james hartleyjames hartley7414.89%125.00%
matt redfearnmatt redfearn163.22%125.00%
james hoganjames hogan142.82%125.00%
Total497100.00%4100.00%
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
{% endraw %}