cregit-Linux how code gets into the kernel

Release 4.7 arch/sh/boards/mach-se/7722/irq.c

/*
 * Hitachi UL SolutionEngine 7722 FPGA IRQ Support.
 *
 * Copyright (C) 2007  Nobuhiro Iwamatsu
 * Copyright (C) 2012  Paul Mundt
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */

#define DRV_NAME "SE7722-FPGA"

#define pr_fmt(fmt) DRV_NAME ": " fmt

#include <linux/init.h>
#include <linux/irq.h>
#include <linux/interrupt.h>
#include <linux/irqdomain.h>
#include <linux/io.h>
#include <linux/err.h>
#include <asm/sizes.h>
#include <mach-se/mach/se7722.h>


#define IRQ01_BASE_ADDR	0x11800000

#define IRQ01_MODE_REG	0

#define IRQ01_STS_REG	4

#define IRQ01_MASK_REG	8


static void __iomem *se7722_irq_regs;

struct irq_domain *se7722_irq_domain;


static void se7722_irq_demux(struct irq_desc *desc) { struct irq_data *data = irq_desc_get_irq_data(desc); struct irq_chip *chip = irq_data_get_irq_chip(data); unsigned long mask; int bit; chip->irq_mask_ack(data); mask = ioread16(se7722_irq_regs + IRQ01_STS_REG); for_each_set_bit(bit, &mask, SE7722_FPGA_IRQ_NR) generic_handle_irq(irq_linear_revmap(se7722_irq_domain, bit)); chip->irq_unmask(data); }

Contributors

PersonTokensPropCommitsCommitProp
paul mundtpaul mundt5569.62%240.00%
ryusuke sakatoryusuke sakato1113.92%120.00%
magnus dammmagnus damm1113.92%120.00%
jiang liujiang liu22.53%120.00%
Total79100.00%5100.00%


static void __init se7722_domain_init(void) { int i; se7722_irq_domain = irq_domain_add_linear(NULL, SE7722_FPGA_IRQ_NR, &irq_domain_simple_ops, NULL); if (unlikely(!se7722_irq_domain)) { printk("Failed to get IRQ domain\n"); return; } for (i = 0; i < SE7722_FPGA_IRQ_NR; i++) { int irq = irq_create_mapping(se7722_irq_domain, i); if (unlikely(irq == 0)) { printk("Failed to allocate IRQ %d\n", i); return; } } }

Contributors

PersonTokensPropCommitsCommitProp
paul mundtpaul mundt5462.79%240.00%
ryusuke sakatoryusuke sakato2832.56%120.00%
roel kluinroel kluin33.49%120.00%
magnus dammmagnus damm11.16%120.00%
Total86100.00%5100.00%


static void __init se7722_gc_init(void) { struct irq_chip_generic *gc; struct irq_chip_type *ct; unsigned int irq_base; irq_base = irq_linear_revmap(se7722_irq_domain, 0); gc = irq_alloc_generic_chip(DRV_NAME, 1, irq_base, se7722_irq_regs, handle_level_irq); if (unlikely(!gc)) return; ct = gc->chip_types; ct->chip.irq_mask = irq_gc_mask_set_bit; ct->chip.irq_unmask = irq_gc_mask_clr_bit; ct->regs.mask = IRQ01_MASK_REG; irq_setup_generic_chip(gc, IRQ_MSK(SE7722_FPGA_IRQ_NR), IRQ_GC_INIT_MASK_CACHE, IRQ_NOREQUEST | IRQ_NOPROBE, 0); irq_set_chained_handler(IRQ0_IRQ, se7722_irq_demux); irq_set_irq_type(IRQ0_IRQ, IRQ_TYPE_LEVEL_LOW); irq_set_chained_handler(IRQ1_IRQ, se7722_irq_demux); irq_set_irq_type(IRQ1_IRQ, IRQ_TYPE_LEVEL_LOW); }

Contributors

PersonTokensPropCommitsCommitProp
paul mundtpaul mundt9571.97%233.33%
magnus dammmagnus damm1712.88%116.67%
ryusuke sakatoryusuke sakato1410.61%116.67%
thomas gleixnerthomas gleixner43.03%116.67%
roel kluinroel kluin21.52%116.67%
Total132100.00%6100.00%

/* * Initialize FPGA IRQs */
void __init init_se7722_IRQ(void) { se7722_irq_regs = ioremap(IRQ01_BASE_ADDR, SZ_16); if (unlikely(!se7722_irq_regs)) { printk("Failed to remap IRQ01 regs\n"); return; } /* * All FPGA IRQs disabled by default */ iowrite16(0, se7722_irq_regs + IRQ01_MASK_REG); __raw_writew(0x2000, 0xb03fffec); /* mrshpc irq enable */ se7722_domain_init(); se7722_gc_init(); }

Contributors

PersonTokensPropCommitsCommitProp
paul mundtpaul mundt57100.00%1100.00%
Total57100.00%1100.00%


Overall Contributors

PersonTokensPropCommitsCommitProp
paul mundtpaul mundt30572.97%444.44%
ryusuke sakatoryusuke sakato7317.46%111.11%
magnus dammmagnus damm296.94%111.11%
roel kluinroel kluin51.20%111.11%
thomas gleixnerthomas gleixner40.96%111.11%
jiang liujiang liu20.48%111.11%
Total418100.00%9100.00%
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
{% endraw %}