#ifndef __ASM_X86_XSAVE_H #define __ASM_X86_XSAVE_H #include <linux/types.h> #include <asm/processor.h> #include <linux/uaccess.h> /* Bit 63 of XCR0 is reserved for future expansion */ #define XFEATURE_MASK_EXTEND (~(XFEATURE_MASK_FPSSE | (1ULL << 63))) #define XSTATE_CPUID 0x0000000d #define FXSAVE_SIZE 512 #define XSAVE_HDR_SIZE 64 #define XSAVE_HDR_OFFSET FXSAVE_SIZE #define XSAVE_YMM_SIZE 256 #define XSAVE_YMM_OFFSET (XSAVE_HDR_SIZE + XSAVE_HDR_OFFSET) /* Supported features which support lazy state saving */ #define XFEATURE_MASK_LAZY (XFEATURE_MASK_FP | \ XFEATURE_MASK_SSE | \ XFEATURE_MASK_YMM | \ XFEATURE_MASK_OPMASK | \ XFEATURE_MASK_ZMM_Hi256 | \ XFEATURE_MASK_Hi16_ZMM | \ XFEATURE_MASK_PKRU) /* Supported features which require eager state saving */ #define XFEATURE_MASK_EAGER (XFEATURE_MASK_BNDREGS | XFEATURE_MASK_BNDCSR) /* All currently supported features */ #define XCNTXT_MASK (XFEATURE_MASK_LAZY | XFEATURE_MASK_EAGER) #ifdef CONFIG_X86_64 #define REX_PREFIX "0x48, " #else #define REX_PREFIX #endif extern unsigned int xstate_size; extern u64 xfeatures_mask; extern u64 xstate_fx_sw_bytes[USER_XSTATE_FX_SW_WORDS]; extern void update_regset_xstate_info(unsigned int size, u64 xstate_mask); void fpu__xstate_clear_all_cpu_caps(void); void *get_xsave_addr(struct xregs_state *xsave, int xstate); const void *get_xsave_field_ptr(int xstate_field); #endifOverall Contributors
| Person | Tokens | Prop | Commits | CommitProp | |
| suresh siddha | suresh siddha | 55 | 41.98% | 3 | 16.67% |
| dave hansen | dave hansen | 20 | 15.27% | 3 | 16.67% |
| sheng yang | sheng yang | 16 | 12.21% | 2 | 11.11% |
| fenghua yu | fenghua yu | 12 | 9.16% | 1 | 5.56% |
| ingo molnar | ingo molnar | 9 | 6.87% | 4 | 22.22% |
| h. peter anvin | h. peter anvin | 7 | 5.34% | 1 | 5.56% |
| qiaowei ren | qiaowei ren | 7 | 5.34% | 1 | 5.56% |
| liu jinsong | liu jinsong | 3 | 2.29% | 1 | 5.56% |
| linus torvalds | linus torvalds | 1 | 0.76% | 1 | 5.56% |
| yu-cheng yu | yu-cheng yu | 1 | 0.76% | 1 | 5.56% |
| Total | 131 | 100.00% | 18 | 100.00% |