Release 4.7 drivers/char/hw_random/octeon-rng.c
  
  
/*
 * Hardware Random Number Generator support for Cavium Networks
 * Octeon processor family.
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 2009 Cavium Networks
 */
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/device.h>
#include <linux/hw_random.h>
#include <linux/io.h>
#include <linux/gfp.h>
#include <asm/octeon/octeon.h>
#include <asm/octeon/cvmx-rnm-defs.h>
struct octeon_rng {
	
struct hwrng ops;
	
void __iomem *control_status;
	
void __iomem *result;
};
static int octeon_rng_init(struct hwrng *rng)
{
	union cvmx_rnm_ctl_status ctl;
	struct octeon_rng *p = container_of(rng, struct octeon_rng, ops);
	ctl.u64 = 0;
	ctl.s.ent_en = 1; /* Enable the entropy source.  */
	ctl.s.rng_en = 1; /* Enable the RNG hardware.  */
	cvmx_write_csr((u64)p->control_status, ctl.u64);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| david daney | david daney | 71 | 100.00% | 1 | 100.00% | 
 | Total | 71 | 100.00% | 1 | 100.00% | 
static void octeon_rng_cleanup(struct hwrng *rng)
{
	union cvmx_rnm_ctl_status ctl;
	struct octeon_rng *p = container_of(rng, struct octeon_rng, ops);
	ctl.u64 = 0;
	/* Disable everything.  */
	cvmx_write_csr((u64)p->control_status, ctl.u64);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| david daney | david daney | 51 | 100.00% | 1 | 100.00% | 
 | Total | 51 | 100.00% | 1 | 100.00% | 
static int octeon_rng_data_read(struct hwrng *rng, u32 *data)
{
	struct octeon_rng *p = container_of(rng, struct octeon_rng, ops);
	*data = cvmx_read64_uint32((u64)p->result);
	return sizeof(u32);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| david daney | david daney | 49 | 100.00% | 1 | 100.00% | 
 | Total | 49 | 100.00% | 1 | 100.00% | 
static int octeon_rng_probe(struct platform_device *pdev)
{
	struct resource *res_ports;
	struct resource *res_result;
	struct octeon_rng *rng;
	int ret;
	struct hwrng ops = {
		.name = "octeon",
		.init = octeon_rng_init,
		.cleanup = octeon_rng_cleanup,
		.data_read = octeon_rng_data_read
	};
	rng = devm_kzalloc(&pdev->dev, sizeof(*rng), GFP_KERNEL);
	if (!rng)
		return -ENOMEM;
	res_ports = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res_ports)
		return -ENOENT;
	res_result = platform_get_resource(pdev, IORESOURCE_MEM, 1);
	if (!res_result)
		return -ENOENT;
	rng->control_status = devm_ioremap_nocache(&pdev->dev,
						   res_ports->start,
						   sizeof(u64));
	if (!rng->control_status)
		return -ENOENT;
	rng->result = devm_ioremap_nocache(&pdev->dev,
					   res_result->start,
					   sizeof(u64));
	if (!rng->result)
		return -ENOENT;
	rng->ops = ops;
	platform_set_drvdata(pdev, &rng->ops);
	ret = devm_hwrng_register(&pdev->dev, &rng->ops);
	if (ret)
		return -ENOENT;
	dev_info(&pdev->dev, "Octeon Random Number Generator\n");
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| david daney | david daney | 211 | 88.66% | 1 | 25.00% | 
| julia lawall | julia lawall | 20 | 8.40% | 1 | 25.00% | 
| vaishali thakkar | vaishali thakkar | 6 | 2.52% | 1 | 25.00% | 
| jingoo han | jingoo han | 1 | 0.42% | 1 | 25.00% | 
 | Total | 238 | 100.00% | 4 | 100.00% | 
static struct platform_driver octeon_rng_driver = {
	.driver = {
		.name		= "octeon_rng",
        },
	.probe		= octeon_rng_probe,
};
module_platform_driver(octeon_rng_driver);
MODULE_AUTHOR("David Daney");
MODULE_LICENSE("GPL");
Overall Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| david daney | david daney | 458 | 93.47% | 1 | 16.67% | 
| julia lawall | julia lawall | 20 | 4.08% | 1 | 16.67% | 
| vaishali thakkar | vaishali thakkar | 6 | 1.22% | 1 | 16.67% | 
| tejun heo | tejun heo | 3 | 0.61% | 1 | 16.67% | 
| axel lin | axel lin | 2 | 0.41% | 1 | 16.67% | 
| jingoo han | jingoo han | 1 | 0.20% | 1 | 16.67% | 
 | Total | 490 | 100.00% | 6 | 100.00% | 
  
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.