Release 4.7 drivers/clk/hisilicon/clk.c
  
  
/*
 * Hisilicon clock driver
 *
 * Copyright (c) 2012-2013 Hisilicon Limited.
 * Copyright (c) 2012-2013 Linaro Limited.
 *
 * Author: Haojian Zhuang <haojian.zhuang@linaro.org>
 *         Xin Li <li.xin@linaro.org>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 *
 */
#include <linux/kernel.h>
#include <linux/clkdev.h>
#include <linux/clk-provider.h>
#include <linux/delay.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_device.h>
#include <linux/slab.h>
#include "clk.h"
static DEFINE_SPINLOCK(hisi_clk_lock);
struct hisi_clock_data *hisi_clk_init(struct device_node *np,
					     int nr_clks)
{
	struct hisi_clock_data *clk_data;
	struct clk **clk_table;
	void __iomem *base;
	base = of_iomap(np, 0);
	if (!base) {
		pr_err("%s: failed to map clock registers\n", __func__);
		goto err;
	}
	clk_data = kzalloc(sizeof(*clk_data), GFP_KERNEL);
	if (!clk_data) {
		pr_err("%s: could not allocate clock data\n", __func__);
		goto err;
	}
	clk_data->base = base;
	clk_table = kzalloc(sizeof(struct clk *) * nr_clks, GFP_KERNEL);
	if (!clk_table) {
		pr_err("%s: could not allocate clock lookup table\n", __func__);
		goto err_data;
	}
	clk_data->clk_data.clks = clk_table;
	clk_data->clk_data.clk_num = nr_clks;
	of_clk_add_provider(np, of_clk_src_onecell_get, &clk_data->clk_data);
	return clk_data;
err_data:
	kfree(clk_data);
err:
	return NULL;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| haojian zhuang | haojian zhuang | 166 | 98.22% | 2 | 66.67% | 
| leo yan | leo yan | 3 | 1.78% | 1 | 33.33% | 
 | Total | 169 | 100.00% | 3 | 100.00% | 
EXPORT_SYMBOL_GPL(hisi_clk_init);
void hisi_clk_register_fixed_rate(const struct hisi_fixed_rate_clock *clks,
					 int nums, struct hisi_clock_data *data)
{
	struct clk *clk;
	int i;
	for (i = 0; i < nums; i++) {
		clk = clk_register_fixed_rate(NULL, clks[i].name,
					      clks[i].parent_name,
					      clks[i].flags,
					      clks[i].fixed_rate);
		if (IS_ERR(clk)) {
			pr_err("%s: failed to register clock %s\n",
			       __func__, clks[i].name);
			continue;
		}
		data->clk_data.clks[clks[i].id] = clk;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| haojian zhuang | haojian zhuang | 116 | 99.15% | 3 | 75.00% | 
| jiancheng xue | jiancheng xue | 1 | 0.85% | 1 | 25.00% | 
 | Total | 117 | 100.00% | 4 | 100.00% | 
EXPORT_SYMBOL_GPL(hisi_clk_register_fixed_rate);
void hisi_clk_register_fixed_factor(const struct hisi_fixed_factor_clock *clks,
					   int nums,
					   struct hisi_clock_data *data)
{
	struct clk *clk;
	int i;
	for (i = 0; i < nums; i++) {
		clk = clk_register_fixed_factor(NULL, clks[i].name,
						clks[i].parent_name,
						clks[i].flags, clks[i].mult,
						clks[i].div);
		if (IS_ERR(clk)) {
			pr_err("%s: failed to register clock %s\n",
			       __func__, clks[i].name);
			continue;
		}
		data->clk_data.clks[clks[i].id] = clk;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| haojian zhuang | haojian zhuang | 123 | 99.19% | 3 | 75.00% | 
| jiancheng xue | jiancheng xue | 1 | 0.81% | 1 | 25.00% | 
 | Total | 124 | 100.00% | 4 | 100.00% | 
EXPORT_SYMBOL_GPL(hisi_clk_register_fixed_factor);
void hisi_clk_register_mux(const struct hisi_mux_clock *clks,
				  int nums, struct hisi_clock_data *data)
{
	struct clk *clk;
	void __iomem *base = data->base;
	int i;
	for (i = 0; i < nums; i++) {
		u32 mask = BIT(clks[i].width) - 1;
		clk = clk_register_mux_table(NULL, clks[i].name,
					clks[i].parent_names,
					clks[i].num_parents, clks[i].flags,
					base + clks[i].offset, clks[i].shift,
					mask, clks[i].mux_flags,
					clks[i].table, &hisi_clk_lock);
		if (IS_ERR(clk)) {
			pr_err("%s: failed to register clock %s\n",
			       __func__, clks[i].name);
			continue;
		}
		if (clks[i].alias)
			clk_register_clkdev(clk, clks[i].alias, NULL);
		data->clk_data.clks[clks[i].id] = clk;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| haojian zhuang | haojian zhuang | 178 | 89.45% | 2 | 50.00% | 
| zhangfei gao | zhangfei gao | 20 | 10.05% | 1 | 25.00% | 
| jiancheng xue | jiancheng xue | 1 | 0.50% | 1 | 25.00% | 
 | Total | 199 | 100.00% | 4 | 100.00% | 
EXPORT_SYMBOL_GPL(hisi_clk_register_mux);
void hisi_clk_register_divider(const struct hisi_divider_clock *clks,
				      int nums, struct hisi_clock_data *data)
{
	struct clk *clk;
	void __iomem *base = data->base;
	int i;
	for (i = 0; i < nums; i++) {
		clk = clk_register_divider_table(NULL, clks[i].name,
						 clks[i].parent_name,
						 clks[i].flags,
						 base + clks[i].offset,
						 clks[i].shift, clks[i].width,
						 clks[i].div_flags,
						 clks[i].table,
						 &hisi_clk_lock);
		if (IS_ERR(clk)) {
			pr_err("%s: failed to register clock %s\n",
			       __func__, clks[i].name);
			continue;
		}
		if (clks[i].alias)
			clk_register_clkdev(clk, clks[i].alias, NULL);
		data->clk_data.clks[clks[i].id] = clk;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| haojian zhuang | haojian zhuang | 178 | 97.80% | 2 | 50.00% | 
| zhangfei gao | zhangfei gao | 3 | 1.65% | 1 | 25.00% | 
| jiancheng xue | jiancheng xue | 1 | 0.55% | 1 | 25.00% | 
 | Total | 182 | 100.00% | 4 | 100.00% | 
EXPORT_SYMBOL_GPL(hisi_clk_register_divider);
void hisi_clk_register_gate(const struct hisi_gate_clock *clks,
				       int nums, struct hisi_clock_data *data)
{
	struct clk *clk;
	void __iomem *base = data->base;
	int i;
	for (i = 0; i < nums; i++) {
		clk = clk_register_gate(NULL, clks[i].name,
						clks[i].parent_name,
						clks[i].flags,
						base + clks[i].offset,
						clks[i].bit_idx,
						clks[i].gate_flags,
						&hisi_clk_lock);
		if (IS_ERR(clk)) {
			pr_err("%s: failed to register clock %s\n",
			       __func__, clks[i].name);
			continue;
		}
		if (clks[i].alias)
			clk_register_clkdev(clk, clks[i].alias, NULL);
		data->clk_data.clks[clks[i].id] = clk;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| zhangfei gao | zhangfei gao | 164 | 97.62% | 1 | 33.33% | 
| haojian zhuang | haojian zhuang | 3 | 1.79% | 1 | 33.33% | 
| jiancheng xue | jiancheng xue | 1 | 0.60% | 1 | 33.33% | 
 | Total | 168 | 100.00% | 3 | 100.00% | 
EXPORT_SYMBOL_GPL(hisi_clk_register_gate);
void hisi_clk_register_gate_sep(const struct hisi_gate_clock *clks,
				       int nums, struct hisi_clock_data *data)
{
	struct clk *clk;
	void __iomem *base = data->base;
	int i;
	for (i = 0; i < nums; i++) {
		clk = hisi_register_clkgate_sep(NULL, clks[i].name,
						clks[i].parent_name,
						clks[i].flags,
						base + clks[i].offset,
						clks[i].bit_idx,
						clks[i].gate_flags,
						&hisi_clk_lock);
		if (IS_ERR(clk)) {
			pr_err("%s: failed to register clock %s\n",
			       __func__, clks[i].name);
			continue;
		}
		if (clks[i].alias)
			clk_register_clkdev(clk, clks[i].alias, NULL);
		data->clk_data.clks[clks[i].id] = clk;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| haojian zhuang | haojian zhuang | 167 | 99.40% | 2 | 66.67% | 
| jiancheng xue | jiancheng xue | 1 | 0.60% | 1 | 33.33% | 
 | Total | 168 | 100.00% | 3 | 100.00% | 
EXPORT_SYMBOL_GPL(hisi_clk_register_gate_sep);
void __init hi6220_clk_register_divider(const struct hi6220_divider_clock *clks,
					int nums, struct hisi_clock_data *data)
{
	struct clk *clk;
	void __iomem *base = data->base;
	int i;
	for (i = 0; i < nums; i++) {
		clk = hi6220_register_clkdiv(NULL, clks[i].name,
						clks[i].parent_name,
						clks[i].flags,
						base + clks[i].offset,
						clks[i].shift,
						clks[i].width,
						clks[i].mask_bit,
						&hisi_clk_lock);
		if (IS_ERR(clk)) {
			pr_err("%s: failed to register clock %s\n",
			       __func__, clks[i].name);
			continue;
		}
		if (clks[i].alias)
			clk_register_clkdev(clk, clks[i].alias, NULL);
		data->clk_data.clks[clks[i].id] = clk;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| bintian wang | bintian wang | 175 | 99.43% | 1 | 50.00% | 
| jiancheng xue | jiancheng xue | 1 | 0.57% | 1 | 50.00% | 
 | Total | 176 | 100.00% | 2 | 100.00% | 
Overall Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| haojian zhuang | haojian zhuang | 966 | 70.25% | 3 | 33.33% | 
| zhangfei gao | zhangfei gao | 187 | 13.60% | 2 | 22.22% | 
| bintian wang | bintian wang | 175 | 12.73% | 1 | 11.11% | 
| jiancheng xue | jiancheng xue | 42 | 3.05% | 1 | 11.11% | 
| leo yan | leo yan | 3 | 0.22% | 1 | 11.11% | 
| stephen boyd | stephen boyd | 2 | 0.15% | 1 | 11.11% | 
 | Total | 1375 | 100.00% | 9 | 100.00% | 
  
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.