Release 4.7 drivers/clocksource/tango_xtal.c
#include <linux/clocksource.h>
#include <linux/sched_clock.h>
#include <linux/of_address.h>
#include <linux/printk.h>
#include <linux/delay.h>
#include <linux/init.h>
#include <linux/clk.h>
static void __iomem *xtal_in_cnt;
static struct delay_timer delay_timer;
static unsigned long notrace read_xtal_counter(void)
{
return readl_relaxed(xtal_in_cnt);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| marc gonzalez | marc gonzalez | 16 | 100.00% | 1 | 100.00% |
| Total | 16 | 100.00% | 1 | 100.00% |
static u64 notrace read_sched_clock(void)
{
return read_xtal_counter();
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| marc gonzalez | marc gonzalez | 13 | 100.00% | 1 | 100.00% |
| Total | 13 | 100.00% | 1 | 100.00% |
static void __init tango_clocksource_init(struct device_node *np)
{
struct clk *clk;
int xtal_freq, ret;
xtal_in_cnt = of_iomap(np, 0);
if (xtal_in_cnt == NULL) {
pr_err("%s: invalid address\n", np->full_name);
return;
}
clk = of_clk_get(np, 0);
if (IS_ERR(clk)) {
pr_err("%s: invalid clock\n", np->full_name);
return;
}
xtal_freq = clk_get_rate(clk);
delay_timer.freq = xtal_freq;
delay_timer.read_current_timer = read_xtal_counter;
ret = clocksource_mmio_init(xtal_in_cnt, "tango-xtal", xtal_freq, 350,
32, clocksource_mmio_readl_up);
if (ret) {
pr_err("%s: registration failed\n", np->full_name);
return;
}
sched_clock_register(read_sched_clock, 32, xtal_freq);
register_current_timer_delay(&delay_timer);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| marc gonzalez | marc gonzalez | 134 | 93.06% | 1 | 50.00% |
| daniel lezcano | daniel lezcano | 10 | 6.94% | 1 | 50.00% |
| Total | 144 | 100.00% | 2 | 100.00% |
CLOCKSOURCE_OF_DECLARE(tango, "sigma,tick-counter", tango_clocksource_init);
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| marc gonzalez | marc gonzalez | 204 | 95.33% | 1 | 50.00% |
| daniel lezcano | daniel lezcano | 10 | 4.67% | 1 | 50.00% |
| Total | 214 | 100.00% | 2 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.