Release 4.7 drivers/clocksource/timer-prima2.c

/*
 * System timer for CSR SiRFprimaII
 *
 * Copyright (c) 2011 Cambridge Silicon Radio Limited, a CSR plc group company.
 *
 * Licensed under GPLv2 or later.
 */

#include <linux/kernel.h>
#include <linux/interrupt.h>
#include <linux/clockchips.h>
#include <linux/clocksource.h>
#include <linux/bitops.h>
#include <linux/irq.h>
#include <linux/clk.h>
#include <linux/err.h>
#include <linux/slab.h>
#include <linux/of.h>
#include <linux/of_irq.h>
#include <linux/of_address.h>
#include <linux/sched_clock.h>
#include <asm/mach/time.h>


#define PRIMA2_CLOCK_FREQ 1000000


#define SIRFSOC_TIMER_COUNTER_LO	0x0000

#define SIRFSOC_TIMER_COUNTER_HI	0x0004

#define SIRFSOC_TIMER_MATCH_0		0x0008

#define SIRFSOC_TIMER_MATCH_1		0x000C

#define SIRFSOC_TIMER_MATCH_2		0x0010

#define SIRFSOC_TIMER_MATCH_3		0x0014

#define SIRFSOC_TIMER_MATCH_4		0x0018

#define SIRFSOC_TIMER_MATCH_5		0x001C

#define SIRFSOC_TIMER_STATUS		0x0020

#define SIRFSOC_TIMER_INT_EN		0x0024

#define SIRFSOC_TIMER_WATCHDOG_EN	0x0028

#define SIRFSOC_TIMER_DIV		0x002C

#define SIRFSOC_TIMER_LATCH		0x0030

#define SIRFSOC_TIMER_LATCHED_LO	0x0034

#define SIRFSOC_TIMER_LATCHED_HI	0x0038


#define SIRFSOC_TIMER_WDT_INDEX		5


#define SIRFSOC_TIMER_LATCH_BIT	 BIT(0)


#define SIRFSOC_TIMER_REG_CNT 11


static const u32 sirfsoc_timer_reg_list[SIRFSOC_TIMER_REG_CNT] = {
	SIRFSOC_TIMER_MATCH_0, SIRFSOC_TIMER_MATCH_1, SIRFSOC_TIMER_MATCH_2,
	SIRFSOC_TIMER_MATCH_3, SIRFSOC_TIMER_MATCH_4, SIRFSOC_TIMER_MATCH_5,
	SIRFSOC_TIMER_INT_EN, SIRFSOC_TIMER_WATCHDOG_EN, SIRFSOC_TIMER_DIV,
	SIRFSOC_TIMER_LATCHED_LO, SIRFSOC_TIMER_LATCHED_HI,
};


static u32 sirfsoc_timer_reg_val[SIRFSOC_TIMER_REG_CNT];


static void __iomem *sirfsoc_timer_base;

/* timer0 interrupt handler */


static irqreturn_t sirfsoc_timer_interrupt(int irq, void *dev_id)
{
	struct clock_event_device *ce = dev_id;

	WARN_ON(!(readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_STATUS) &
		BIT(0)));

	/* clear timer0 interrupt */
	writel_relaxed(BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_STATUS);

	ce->event_handler(ce);

	return IRQ_HANDLED;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
binghua duan
binghua duan
61
100.00%
1
100.00%
Total
61
100.00%
1
100.00%

/* read 64-bit timer counter */


static cycle_t notrace sirfsoc_timer_read(struct clocksource *cs)
{
	u64 cycles;

	/* latch the 64-bit timer counter */
	writel_relaxed(SIRFSOC_TIMER_LATCH_BIT,
		sirfsoc_timer_base + SIRFSOC_TIMER_LATCH);
	cycles = readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_LATCHED_HI);
	cycles = (cycles << 32) |
		readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_LATCHED_LO);

	return cycles;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
binghua duan
binghua duan
51
98.08%
1
50.00%
jisheng zhang
jisheng zhang
1
1.92%
1
50.00%
Total
52
100.00%
2
100.00%



static int sirfsoc_timer_set_next_event(unsigned long delta,
	struct clock_event_device *ce)
{
	unsigned long now, next;

	writel_relaxed(SIRFSOC_TIMER_LATCH_BIT,
		sirfsoc_timer_base + SIRFSOC_TIMER_LATCH);
	now = readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_LATCHED_LO);
	next = now + delta;
	writel_relaxed(next, sirfsoc_timer_base + SIRFSOC_TIMER_MATCH_0);
	writel_relaxed(SIRFSOC_TIMER_LATCH_BIT,
		sirfsoc_timer_base + SIRFSOC_TIMER_LATCH);
	now = readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_LATCHED_LO);

	return next - now > delta ? -ETIME : 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
binghua duan
binghua duan
84
100.00%
1
100.00%
Total
84
100.00%
1
100.00%



static int sirfsoc_timer_shutdown(struct clock_event_device *evt)
{
	u32 val = readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_INT_EN);

	writel_relaxed(val & ~BIT(0),
		       sirfsoc_timer_base + SIRFSOC_TIMER_INT_EN);
	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
binghua duan
binghua duan
30
76.92%
1
50.00%
viresh kumar
viresh kumar
9
23.08%
1
50.00%
Total
39
100.00%
2
100.00%



static int sirfsoc_timer_set_oneshot(struct clock_event_device *evt)
{
	u32 val = readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_INT_EN);

	writel_relaxed(val | BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_INT_EN);
	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
viresh kumar
viresh kumar
24
63.16%
1
50.00%
binghua duan
binghua duan
14
36.84%
1
50.00%
Total
38
100.00%
2
100.00%



static void sirfsoc_clocksource_suspend(struct clocksource *cs)
{
	int i;

	writel_relaxed(SIRFSOC_TIMER_LATCH_BIT,
		sirfsoc_timer_base + SIRFSOC_TIMER_LATCH);

	for (i = 0; i < SIRFSOC_TIMER_REG_CNT; i++)
		sirfsoc_timer_reg_val[i] =
			readl_relaxed(sirfsoc_timer_base +
				sirfsoc_timer_reg_list[i]);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
barry song
barry song
51
100.00%
1
100.00%
Total
51
100.00%
1
100.00%



static void sirfsoc_clocksource_resume(struct clocksource *cs)
{
	int i;

	for (i = 0; i < SIRFSOC_TIMER_REG_CNT - 2; i++)
		writel_relaxed(sirfsoc_timer_reg_val[i],
			sirfsoc_timer_base + sirfsoc_timer_reg_list[i]);

	writel_relaxed(sirfsoc_timer_reg_val[SIRFSOC_TIMER_REG_CNT - 2],
		sirfsoc_timer_base + SIRFSOC_TIMER_COUNTER_LO);
	writel_relaxed(sirfsoc_timer_reg_val[SIRFSOC_TIMER_REG_CNT - 1],
		sirfsoc_timer_base + SIRFSOC_TIMER_COUNTER_HI);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
barry song
barry song
72
100.00%
2
100.00%
Total
72
100.00%
2
100.00%


static struct clock_event_device sirfsoc_clockevent = {
	.name = "sirfsoc_clockevent",
	.rating = 200,
	.features = CLOCK_EVT_FEAT_ONESHOT,
	.set_state_shutdown = sirfsoc_timer_shutdown,
	.set_state_oneshot = sirfsoc_timer_set_oneshot,
	.set_next_event = sirfsoc_timer_set_next_event,
};


static struct clocksource sirfsoc_clocksource = {
	.name = "sirfsoc_clocksource",
	.rating = 200,
	.mask = CLOCKSOURCE_MASK(64),
	.flags = CLOCK_SOURCE_IS_CONTINUOUS,
	.read = sirfsoc_timer_read,
	.suspend = sirfsoc_clocksource_suspend,
	.resume = sirfsoc_clocksource_resume,
};


static struct irqaction sirfsoc_timer_irq = {
	.name = "sirfsoc_timer0",
	.flags = IRQF_TIMER,
	.irq = 0,
	.handler = sirfsoc_timer_interrupt,
	.dev_id = &sirfsoc_clockevent,
};

/* Overwrite weak default sched_clock with more precise one */


static u64 notrace sirfsoc_read_sched_clock(void)
{
	return sirfsoc_timer_read(NULL);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
binghua duan
binghua duan
12
80.00%
1
33.33%
marc zyngier
marc zyngier
2
13.33%
1
33.33%
stephen boyd
stephen boyd
1
6.67%
1
33.33%
Total
15
100.00%
3
100.00%



static void __init sirfsoc_clockevent_init(void)
{
	sirfsoc_clockevent.cpumask = cpumask_of(0);
	clockevents_config_and_register(&sirfsoc_clockevent, PRIMA2_CLOCK_FREQ,
					2, -2);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
binghua duan
binghua duan
23
74.19%
1
33.33%
shawn guo
shawn guo
7
22.58%
1
33.33%
uwe kleine-koenig
uwe kleine-koenig
1
3.23%
1
33.33%
Total
31
100.00%
3
100.00%

/* initialize the kernel jiffy timer source */


static void __init sirfsoc_prima2_timer_init(struct device_node *np)
{
	unsigned long rate;
	struct clk *clk;

	clk = of_clk_get(np, 0);
	BUG_ON(IS_ERR(clk));

	BUG_ON(clk_prepare_enable(clk));

	rate = clk_get_rate(clk);

	BUG_ON(rate < PRIMA2_CLOCK_FREQ);
	BUG_ON(rate % PRIMA2_CLOCK_FREQ);

	sirfsoc_timer_base = of_iomap(np, 0);
	if (!sirfsoc_timer_base)
		panic("unable to map timer cpu registers\n");

	sirfsoc_timer_irq.irq = irq_of_parse_and_map(np, 0);

	writel_relaxed(rate / PRIMA2_CLOCK_FREQ / 2 - 1,
		sirfsoc_timer_base + SIRFSOC_TIMER_DIV);
	writel_relaxed(0, sirfsoc_timer_base + SIRFSOC_TIMER_COUNTER_LO);
	writel_relaxed(0, sirfsoc_timer_base + SIRFSOC_TIMER_COUNTER_HI);
	writel_relaxed(BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_STATUS);

	BUG_ON(clocksource_register_hz(&sirfsoc_clocksource,
				       PRIMA2_CLOCK_FREQ));

	sched_clock_register(sirfsoc_read_sched_clock, 64, PRIMA2_CLOCK_FREQ);

	BUG_ON(setup_irq(sirfsoc_timer_irq.irq, &sirfsoc_timer_irq));

	sirfsoc_clockevent_init();
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
binghua duan
binghua duan
118
66.29%
2
22.22%
arnd bergmann
arnd bergmann
34
19.10%
1
11.11%
zhiwu song
zhiwu song
11
6.18%
2
22.22%
marc zyngier
marc zyngier
7
3.93%
1
11.11%
uwe kleine-koenig
uwe kleine-koenig
5
2.81%
1
11.11%
stephen boyd
stephen boyd
2
1.12%
1
11.11%
barry song
barry song
1
0.56%
1
11.11%
Total
178
100.00%
9
100.00%

CLOCKSOURCE_OF_DECLARE(sirfsoc_prima2_timer,
	"sirf,prima2-tick", sirfsoc_prima2_timer_init);
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
binghua duan
binghua duan
610
66.81%
2
12.50%
barry song
barry song
177
19.39%
3
18.75%
arnd bergmann
arnd bergmann
42
4.60%
2
12.50%
viresh kumar
viresh kumar
40
4.38%
1
6.25%
zhiwu song
zhiwu song
11
1.20%
2
12.50%
marc zyngier
marc zyngier
11
1.20%
1
6.25%
uwe kleine-koenig
uwe kleine-koenig
10
1.10%
1
6.25%
shawn guo
shawn guo
7
0.77%
1
6.25%
stephen boyd
stephen boyd
4
0.44%
2
12.50%
jisheng zhang
jisheng zhang
1
0.11%
1
6.25%
Total
913
100.00%
16
100.00%
  
Directory: drivers/clocksource

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.