Release 4.7 drivers/gpu/drm/i915/i915_irq.c

/* i915_irq.c -- IRQ support for the I915 -*- linux-c -*-
 */
/*
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 */


#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

#include <linux/sysrq.h>
#include <linux/slab.h>
#include <linux/circ_buf.h>
#include <drm/drmP.h>
#include <drm/i915_drm.h>
#include "i915_drv.h"
#include "i915_trace.h"
#include "intel_drv.h"

/**
 * DOC: interrupt handling
 *
 * These functions provide the basic support for enabling and disabling the
 * interrupt handling support. There's a lot more functionality in i915_irq.c
 * and related files, but that will be described in separate chapters.
 */


static const u32 hpd_ilk[HPD_NUM_PINS] = {
	[HPD_PORT_A] = DE_DP_A_HOTPLUG,
};


static const u32 hpd_ivb[HPD_NUM_PINS] = {
	[HPD_PORT_A] = DE_DP_A_HOTPLUG_IVB,
};


static const u32 hpd_bdw[HPD_NUM_PINS] = {
	[HPD_PORT_A] = GEN8_PORT_DP_A_HOTPLUG,
};


static const u32 hpd_ibx[HPD_NUM_PINS] = {
	[HPD_CRT] = SDE_CRT_HOTPLUG,
	[HPD_SDVO_B] = SDE_SDVOB_HOTPLUG,
	[HPD_PORT_B] = SDE_PORTB_HOTPLUG,
	[HPD_PORT_C] = SDE_PORTC_HOTPLUG,
	[HPD_PORT_D] = SDE_PORTD_HOTPLUG
};


static const u32 hpd_cpt[HPD_NUM_PINS] = {
	[HPD_CRT] = SDE_CRT_HOTPLUG_CPT,
	[HPD_SDVO_B] = SDE_SDVOB_HOTPLUG_CPT,
	[HPD_PORT_B] = SDE_PORTB_HOTPLUG_CPT,
	[HPD_PORT_C] = SDE_PORTC_HOTPLUG_CPT,
	[HPD_PORT_D] = SDE_PORTD_HOTPLUG_CPT
};


static const u32 hpd_spt[HPD_NUM_PINS] = {
	[HPD_PORT_A] = SDE_PORTA_HOTPLUG_SPT,
	[HPD_PORT_B] = SDE_PORTB_HOTPLUG_CPT,
	[HPD_PORT_C] = SDE_PORTC_HOTPLUG_CPT,
	[HPD_PORT_D] = SDE_PORTD_HOTPLUG_CPT,
	[HPD_PORT_E] = SDE_PORTE_HOTPLUG_SPT
};


static const u32 hpd_mask_i915[HPD_NUM_PINS] = {
	[HPD_CRT] = CRT_HOTPLUG_INT_EN,
	[HPD_SDVO_B] = SDVOB_HOTPLUG_INT_EN,
	[HPD_SDVO_C] = SDVOC_HOTPLUG_INT_EN,
	[HPD_PORT_B] = PORTB_HOTPLUG_INT_EN,
	[HPD_PORT_C] = PORTC_HOTPLUG_INT_EN,
	[HPD_PORT_D] = PORTD_HOTPLUG_INT_EN
};


static const u32 hpd_status_g4x[HPD_NUM_PINS] = {
	[HPD_CRT] = CRT_HOTPLUG_INT_STATUS,
	[HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_G4X,
	[HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_G4X,
	[HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS,
	[HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS,
	[HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS
};


static const u32 hpd_status_i915[HPD_NUM_PINS] = {
	[HPD_CRT] = CRT_HOTPLUG_INT_STATUS,
	[HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_I915,
	[HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_I915,
	[HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS,
	[HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS,
	[HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS
};

/* BXT hpd list */

static const u32 hpd_bxt[HPD_NUM_PINS] = {
	[HPD_PORT_A] = BXT_DE_PORT_HP_DDIA,
	[HPD_PORT_B] = BXT_DE_PORT_HP_DDIB,
	[HPD_PORT_C] = BXT_DE_PORT_HP_DDIC
};

/* IIR can theoretically queue up two events. Be paranoid. */

#define GEN8_IRQ_RESET_NDX(type, which) do { \
        I915_WRITE(GEN8_##type##_IMR(which), 0xffffffff); \
        POSTING_READ(GEN8_##type##_IMR(which)); \
        I915_WRITE(GEN8_##type##_IER(which), 0); \
        I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \
        POSTING_READ(GEN8_##type##_IIR(which)); \
        I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \
        POSTING_READ(GEN8_##type##_IIR(which)); \
} while (0)


#define GEN5_IRQ_RESET(type) do { \
        I915_WRITE(type##IMR, 0xffffffff); \
        POSTING_READ(type##IMR); \
        I915_WRITE(type##IER, 0); \
        I915_WRITE(type##IIR, 0xffffffff); \
        POSTING_READ(type##IIR); \
        I915_WRITE(type##IIR, 0xffffffff); \
        POSTING_READ(type##IIR); \
} while (0)

/*
 * We should clear IMR at preinstall/uninstall, and just check at postinstall.
 */


static void gen5_assert_iir_is_zero(struct drm_i915_private *dev_priv,
				    i915_reg_t reg)
{
	u32 val = I915_READ(reg);

	if (val == 0)
		return;

	WARN(1, "Interrupt register 0x%x is not zero: 0x%08x\n",
	     i915_mmio_reg_offset(reg), val);
	I915_WRITE(reg, 0xffffffff);
	POSTING_READ(reg);
	I915_WRITE(reg, 0xffffffff);
	POSTING_READ(reg);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
64
95.52%
2
66.67%
paulo zanoni
paulo zanoni
3
4.48%
1
33.33%
Total
67
100.00%
3
100.00%


#define GEN8_IRQ_INIT_NDX(type, which, imr_val, ier_val) do { \
        gen5_assert_iir_is_zero(dev_priv, GEN8_##type##_IIR(which)); \
        I915_WRITE(GEN8_##type##_IER(which), (ier_val)); \
        I915_WRITE(GEN8_##type##_IMR(which), (imr_val)); \
        POSTING_READ(GEN8_##type##_IMR(which)); \
} while (0)


#define GEN5_IRQ_INIT(type, imr_val, ier_val) do { \
        gen5_assert_iir_is_zero(dev_priv, type##IIR); \
        I915_WRITE(type##IER, (ier_val)); \
        I915_WRITE(type##IMR, (imr_val)); \
        POSTING_READ(type##IMR); \
} while (0)

static void gen6_rps_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir);

/* For display hotplug interrupt */

static inline void

i915_hotplug_interrupt_update_locked(struct drm_i915_private *dev_priv,
				     uint32_t mask,
				     uint32_t bits)
{
	uint32_t val;

	assert_spin_locked(&dev_priv->irq_lock);
	WARN_ON(bits & ~mask);

	val = I915_READ(PORT_HOTPLUG_EN);
	val &= ~mask;
	val |= bits;
	I915_WRITE(PORT_HOTPLUG_EN, val);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
egbert eich
egbert eich
60
100.00%
1
100.00%
Total
60
100.00%
1
100.00%

/**
 * i915_hotplug_interrupt_update - update hotplug interrupt enable
 * @dev_priv: driver private
 * @mask: bits to update
 * @bits: bits to enable
 * NOTE: the HPD enable bits are modified both inside and outside
 * of an interrupt context. To avoid that read-modify-write cycles
 * interfer, these bits are protected by a spinlock. Since this
 * function is usually not called from a context where the lock is
 * held already, this function acquires the lock itself. A non-locking
 * version is also available.
 */


void i915_hotplug_interrupt_update(struct drm_i915_private *dev_priv,
				   uint32_t mask,
				   uint32_t bits)
{
	spin_lock_irq(&dev_priv->irq_lock);
	i915_hotplug_interrupt_update_locked(dev_priv, mask, bits);
	spin_unlock_irq(&dev_priv->irq_lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
egbert eich
egbert eich
41
100.00%
1
100.00%
Total
41
100.00%
1
100.00%

/**
 * ilk_update_display_irq - update DEIMR
 * @dev_priv: driver private
 * @interrupt_mask: mask of interrupt bits to update
 * @enabled_irq_mask: mask of interrupt bits to enable
 */


void ilk_update_display_irq(struct drm_i915_private *dev_priv,
			    uint32_t interrupt_mask,
			    uint32_t enabled_irq_mask)
{
	uint32_t new_val;

	assert_spin_locked(&dev_priv->irq_lock);

	WARN_ON(enabled_irq_mask & ~interrupt_mask);

	if (WARN_ON(!intel_irqs_enabled(dev_priv)))
		return;

	new_val = dev_priv->irq_mask;
	new_val &= ~interrupt_mask;
	new_val |= (~enabled_irq_mask & interrupt_mask);

	if (new_val != dev_priv->irq_mask) {
		dev_priv->irq_mask = new_val;
		I915_WRITE(DEIMR, dev_priv->irq_mask);
		POSTING_READ(DEIMR);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
40
41.24%
1
11.11%
zhenyu wang
zhenyu wang
33
34.02%
1
11.11%
daniel vetter
daniel vetter
8
8.25%
1
11.11%
paulo zanoni
paulo zanoni
6
6.19%
2
22.22%
chris wilson
chris wilson
4
4.12%
2
22.22%
jesse barnes
jesse barnes
4
4.12%
1
11.11%
jani nikula
jani nikula
2
2.06%
1
11.11%
Total
97
100.00%
9
100.00%

/**
 * ilk_update_gt_irq - update GTIMR
 * @dev_priv: driver private
 * @interrupt_mask: mask of interrupt bits to update
 * @enabled_irq_mask: mask of interrupt bits to enable
 */


static void ilk_update_gt_irq(struct drm_i915_private *dev_priv,
			      uint32_t interrupt_mask,
			      uint32_t enabled_irq_mask)
{
	assert_spin_locked(&dev_priv->irq_lock);

	WARN_ON(enabled_irq_mask & ~interrupt_mask);

	if (WARN_ON(!intel_irqs_enabled(dev_priv)))
		return;

	dev_priv->gt_irq_mask &= ~interrupt_mask;
	dev_priv->gt_irq_mask |= (~enabled_irq_mask & interrupt_mask);
	I915_WRITE(GTIMR, dev_priv->gt_irq_mask);
	POSTING_READ(GTIMR);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
65
84.42%
3
60.00%
daniel vetter
daniel vetter
8
10.39%
1
20.00%
jesse barnes
jesse barnes
4
5.19%
1
20.00%
Total
77
100.00%
5
100.00%



void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask)
{
	ilk_update_gt_irq(dev_priv, mask, mask);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
21
95.45%
1
50.00%
daniel vetter
daniel vetter
1
4.55%
1
50.00%
Total
22
100.00%
2
100.00%



void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask)
{
	ilk_update_gt_irq(dev_priv, mask, 0);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
21
95.45%
1
50.00%
daniel vetter
daniel vetter
1
4.55%
1
50.00%
Total
22
100.00%
2
100.00%



static i915_reg_t gen6_pm_iir(struct drm_i915_private *dev_priv)
{
	return INTEL_INFO(dev_priv)->gen >= 8 ? GEN8_GT_IIR(2) : GEN6_PMIIR;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
27
96.43%
1
50.00%
ville syrjala
ville syrjala
1
3.57%
1
50.00%
Total
28
100.00%
2
100.00%



static i915_reg_t gen6_pm_imr(struct drm_i915_private *dev_priv)
{
	return INTEL_INFO(dev_priv)->gen >= 8 ? GEN8_GT_IMR(2) : GEN6_PMIMR;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
14
50.00%
3
50.00%
imre deak
imre deak
11
39.29%
1
16.67%
jesse barnes
jesse barnes
2
7.14%
1
16.67%
ville syrjala
ville syrjala
1
3.57%
1
16.67%
Total
28
100.00%
6
100.00%



static i915_reg_t gen6_pm_ier(struct drm_i915_private *dev_priv)
{
	return INTEL_INFO(dev_priv)->gen >= 8 ? GEN8_GT_IER(2) : GEN6_PMIER;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
27
96.43%
1
50.00%
ville syrjala
ville syrjala
1
3.57%
1
50.00%
Total
28
100.00%
2
100.00%

/**
 * snb_update_pm_irq - update GEN6_PMIMR
 * @dev_priv: driver private
 * @interrupt_mask: mask of interrupt bits to update
 * @enabled_irq_mask: mask of interrupt bits to enable
 */


static void snb_update_pm_irq(struct drm_i915_private *dev_priv,
			      uint32_t interrupt_mask,
			      uint32_t enabled_irq_mask)
{
	uint32_t new_val;

	WARN_ON(enabled_irq_mask & ~interrupt_mask);

	assert_spin_locked(&dev_priv->irq_lock);

	new_val = dev_priv->pm_irq_mask;
	new_val &= ~interrupt_mask;
	new_val |= (~enabled_irq_mask & interrupt_mask);

	if (new_val != dev_priv->pm_irq_mask) {
		dev_priv->pm_irq_mask = new_val;
		I915_WRITE(gen6_pm_imr(dev_priv), dev_priv->pm_irq_mask);
		POSTING_READ(gen6_pm_imr(dev_priv));
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ben widawsky
ben widawsky
79
85.87%
1
33.33%
daniel vetter
daniel vetter
8
8.70%
1
33.33%
imre deak
imre deak
5
5.43%
1
33.33%
Total
92
100.00%
3
100.00%



void gen6_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask)
{
	if (WARN_ON(!intel_irqs_enabled(dev_priv)))
		return;

	snb_update_pm_irq(dev_priv, mask, mask);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ben widawsky
ben widawsky
20
58.82%
1
33.33%
imre deak
imre deak
14
41.18%
2
66.67%
Total
34
100.00%
3
100.00%



static void __gen6_disable_pm_irq(struct drm_i915_private *dev_priv,
				  uint32_t mask)
{
	snb_update_pm_irq(dev_priv, mask, 0);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ben widawsky
ben widawsky
20
86.96%
1
33.33%
imre deak
imre deak
3
13.04%
2
66.67%
Total
23
100.00%
3
100.00%



void gen6_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask)
{
	if (WARN_ON(!intel_irqs_enabled(dev_priv)))
		return;

	__gen6_disable_pm_irq(dev_priv, mask);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
32
100.00%
1
100.00%
Total
32
100.00%
1
100.00%



void gen6_reset_rps_interrupts(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	i915_reg_t reg = gen6_pm_iir(dev_priv);

	spin_lock_irq(&dev_priv->irq_lock);
	I915_WRITE(reg, dev_priv->pm_rps_events);
	I915_WRITE(reg, dev_priv->pm_rps_events);
	POSTING_READ(reg);
	dev_priv->rps.pm_iir = 0;
	spin_unlock_irq(&dev_priv->irq_lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
73
98.65%
2
66.67%
ville syrjala
ville syrjala
1
1.35%
1
33.33%
Total
74
100.00%
3
100.00%



void gen6_enable_rps_interrupts(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	spin_lock_irq(&dev_priv->irq_lock);

	WARN_ON(dev_priv->rps.pm_iir);
	WARN_ON(I915_READ(gen6_pm_iir(dev_priv)) & dev_priv->pm_rps_events);
	dev_priv->rps.interrupts_enabled = true;
	I915_WRITE(gen6_pm_ier(dev_priv), I915_READ(gen6_pm_ier(dev_priv)) |
				dev_priv->pm_rps_events);
	gen6_enable_pm_irq(dev_priv, dev_priv->pm_rps_events);

	spin_unlock_irq(&dev_priv->irq_lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
96
100.00%
4
100.00%
Total
96
100.00%
4
100.00%



u32 gen6_sanitize_rps_pm_mask(struct drm_i915_private *dev_priv, u32 mask)
{
	/*
         * SNB,IVB can while VLV,CHV may hard hang on looping batchbuffer
         * if GEN6_PM_UP_EI_EXPIRED is masked.
         *
         * TODO: verify if this can be reproduced on VLV,CHV.
         */
	if (INTEL_INFO(dev_priv)->gen <= 7 && !IS_HASWELL(dev_priv))
		mask &= ~GEN6_PM_RP_UP_EI_EXPIRED;

	if (INTEL_INFO(dev_priv)->gen >= 8)
		mask &= ~GEN8_PMINTR_REDIRECT_TO_NON_DISP;

	return mask;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
55
100.00%
2
100.00%
Total
55
100.00%
2
100.00%



void gen6_disable_rps_interrupts(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	spin_lock_irq(&dev_priv->irq_lock);
	dev_priv->rps.interrupts_enabled = false;
	spin_unlock_irq(&dev_priv->irq_lock);

	cancel_work_sync(&dev_priv->rps.work);

	spin_lock_irq(&dev_priv->irq_lock);

	I915_WRITE(GEN6_PMINTRMSK, gen6_sanitize_rps_pm_mask(dev_priv, ~0));

	__gen6_disable_pm_irq(dev_priv, dev_priv->pm_rps_events);
	I915_WRITE(gen6_pm_ier(dev_priv), I915_READ(gen6_pm_ier(dev_priv)) &
				~dev_priv->pm_rps_events);

	spin_unlock_irq(&dev_priv->irq_lock);

	synchronize_irq(dev->irq);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
119
100.00%
5
100.00%
Total
119
100.00%
5
100.00%

/**
 * bdw_update_port_irq - update DE port interrupt
 * @dev_priv: driver private
 * @interrupt_mask: mask of interrupt bits to update
 * @enabled_irq_mask: mask of interrupt bits to enable
 */


static void bdw_update_port_irq(struct drm_i915_private *dev_priv,
				uint32_t interrupt_mask,
				uint32_t enabled_irq_mask)
{
	uint32_t new_val;
	uint32_t old_val;

	assert_spin_locked(&dev_priv->irq_lock);

	WARN_ON(enabled_irq_mask & ~interrupt_mask);

	if (WARN_ON(!intel_irqs_enabled(dev_priv)))
		return;

	old_val = I915_READ(GEN8_DE_PORT_IMR);

	new_val = old_val;
	new_val &= ~interrupt_mask;
	new_val |= (~enabled_irq_mask & interrupt_mask);

	if (new_val != old_val) {
		I915_WRITE(GEN8_DE_PORT_IMR, new_val);
		POSTING_READ(GEN8_DE_PORT_IMR);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
96
100.00%
1
100.00%
Total
96
100.00%
1
100.00%

/**
 * bdw_update_pipe_irq - update DE pipe interrupt
 * @dev_priv: driver private
 * @pipe: pipe whose interrupt to update
 * @interrupt_mask: mask of interrupt bits to update
 * @enabled_irq_mask: mask of interrupt bits to enable
 */


void bdw_update_pipe_irq(struct drm_i915_private *dev_priv,
			 enum pipe pipe,
			 uint32_t interrupt_mask,
			 uint32_t enabled_irq_mask)
{
	uint32_t new_val;

	assert_spin_locked(&dev_priv->irq_lock);

	WARN_ON(enabled_irq_mask & ~interrupt_mask);

	if (WARN_ON(!intel_irqs_enabled(dev_priv)))
		return;

	new_val = dev_priv->de_irq_mask[pipe];
	new_val &= ~interrupt_mask;
	new_val |= (~enabled_irq_mask & interrupt_mask);

	if (new_val != dev_priv->de_irq_mask[pipe]) {
		dev_priv->de_irq_mask[pipe] = new_val;
		I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv->de_irq_mask[pipe]);
		POSTING_READ(GEN8_DE_PIPE_IMR(pipe));
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
119
100.00%
1
100.00%
Total
119
100.00%
1
100.00%

/**
 * ibx_display_interrupt_update - update SDEIMR
 * @dev_priv: driver private
 * @interrupt_mask: mask of interrupt bits to update
 * @enabled_irq_mask: mask of interrupt bits to enable
 */


void ibx_display_interrupt_update(struct drm_i915_private *dev_priv,
				  uint32_t interrupt_mask,
				  uint32_t enabled_irq_mask)
{
	uint32_t sdeimr = I915_READ(SDEIMR);
	sdeimr &= ~interrupt_mask;
	sdeimr |= (~enabled_irq_mask & interrupt_mask);

	WARN_ON(enabled_irq_mask & ~interrupt_mask);

	assert_spin_locked(&dev_priv->irq_lock);

	if (WARN_ON(!intel_irqs_enabled(dev_priv)))
		return;

	I915_WRITE(SDEIMR, sdeimr);
	POSTING_READ(SDEIMR);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
41
52.56%
3
42.86%
ville syrjala
ville syrjala
35
44.87%
3
42.86%
paulo zanoni
paulo zanoni
2
2.56%
1
14.29%
Total
78
100.00%
7
100.00%


static void

__i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,
		       u32 enable_mask, u32 status_mask)
{
	i915_reg_t reg = PIPESTAT(pipe);
	u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK;

	assert_spin_locked(&dev_priv->irq_lock);
	WARN_ON(!intel_irqs_enabled(dev_priv));

	if (WARN_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK ||
		      status_mask & ~PIPESTAT_INT_STATUS_MASK,
		      "pipe %c: enable_mask=0x%x, status_mask=0x%x\n",
		      pipe_name(pipe), enable_mask, status_mask))
		return;

	if ((pipestat & enable_mask) == enable_mask)
		return;

	dev_priv->pipestat_irq_mask[pipe] |= status_mask;

	/* Enable the interrupt, clear any pending status */
	pipestat |= enable_mask | status_mask;
	I915_WRITE(reg, pipestat);
	POSTING_READ(reg);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
36
29.51%
2
16.67%
ville syrjala
ville syrjala
36
29.51%
3
25.00%
keith packard
keith packard
28
22.95%
1
8.33%
daniel vetter
daniel vetter
20
16.39%
4
33.33%
chris wilson
chris wilson
1
0.82%
1
8.33%
jesse barnes
jesse barnes
1
0.82%
1
8.33%
Total
122
100.00%
12
100.00%


static void

__i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,
		        u32 enable_mask, u32 status_mask)
{
	i915_reg_t reg = PIPESTAT(pipe);
	u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK;

	assert_spin_locked(&dev_priv->irq_lock);
	WARN_ON(!intel_irqs_enabled(dev_priv));

	if (WARN_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK ||
		      status_mask & ~PIPESTAT_INT_STATUS_MASK,
		      "pipe %c: enable_mask=0x%x, status_mask=0x%x\n",
		      pipe_name(pipe), enable_mask, status_mask))
		return;

	if ((pipestat & enable_mask) == 0)
		return;

	dev_priv->pipestat_irq_mask[pipe] &= ~status_mask;

	pipestat &= ~enable_mask;
	I915_WRITE(reg, pipestat);
	POSTING_READ(reg);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
35
28.93%
2
18.18%
keith packard
keith packard
34
28.10%
1
9.09%
ville syrjala
ville syrjala
31
25.62%
3
27.27%
daniel vetter
daniel vetter
20
16.53%
4
36.36%
chris wilson
chris wilson
1
0.83%
1
9.09%
Total
121
100.00%
11
100.00%



static u32 vlv_get_pipestat_enable_mask(struct drm_device *dev, u32 status_mask)
{
	u32 enable_mask = status_mask << 16;

	/*
         * On pipe A we don't support the PSR interrupt yet,
         * on pipe B and C the same bit MBZ.
         */
	if (WARN_ON_ONCE(status_mask & PIPE_A_PSR_STATUS_VLV))
		return 0;
	/*
         * On pipe B and C we don't support the PSR interrupt yet, on pipe
         * A the same bit is for perf counters which we don't use either.
         */
	if (WARN_ON_ONCE(status_mask & PIPE_B_PSR_STATUS_VLV))
		return 0;

	enable_mask &= ~(PIPE_FIFO_UNDERRUN_STATUS |
			 SPRITE0_FLIP_DONE_INT_EN_VLV |
			 SPRITE1_FLIP_DONE_INT_EN_VLV);
	if (status_mask & SPRITE0_FLIP_DONE_INT_STATUS_VLV)
		enable_mask |= SPRITE0_FLIP_DONE_INT_EN_VLV;
	if (status_mask & SPRITE1_FLIP_DONE_INT_STATUS_VLV)
		enable_mask |= SPRITE1_FLIP_DONE_INT_EN_VLV;

	return enable_mask;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
67
82.72%
1
50.00%
ville syrjala
ville syrjala
14
17.28%
1
50.00%
Total
81
100.00%
2
100.00%


void

i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,
		     u32 status_mask)
{
	u32 enable_mask;

	if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
		enable_mask = vlv_get_pipestat_enable_mask(dev_priv->dev,
							   status_mask);
	else
		enable_mask = status_mask << 16;
	__i915_enable_pipestat(dev_priv, pipe, enable_mask, status_mask);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
56
91.80%
2
66.67%
wayne boyer
wayne boyer
5
8.20%
1
33.33%
Total
61
100.00%
3
100.00%


void

i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,
		      u32 status_mask)
{
	u32 enable_mask;

	if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
		enable_mask = vlv_get_pipestat_enable_mask(dev_priv->dev,
							   status_mask);
	else
		enable_mask = status_mask << 16;
	__i915_disable_pipestat(dev_priv, pipe, enable_mask, status_mask);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
56
91.80%
2
66.67%
wayne boyer
wayne boyer
5
8.20%
1
33.33%
Total
61
100.00%
3
100.00%

/**
 * i915_enable_asle_pipestat - enable ASLE pipestat for OpRegion
 * @dev: drm device
 */


static void i915_enable_asle_pipestat(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (!dev_priv->opregion.asle || !IS_MOBILE(dev))
		return;

	spin_lock_irq(&dev_priv->irq_lock);

	i915_enable_pipestat(dev_priv, PIPE_B, PIPE_LEGACY_BLC_EVENT_STATUS);
	if (INTEL_INFO(dev)->gen >= 4)
		i915_enable_pipestat(dev_priv, PIPE_A,
				     PIPE_LEGACY_BLC_EVENT_STATUS);

	spin_unlock_irq(&dev_priv->irq_lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
yakui zhao
yakui zhao
36
44.44%
2
22.22%
jani nikula
jani nikula
20
24.69%
2
22.22%
chris wilson
chris wilson
19
23.46%
2
22.22%
daniel vetter
daniel vetter
4
4.94%
2
22.22%
imre deak
imre deak
2
2.47%
1
11.11%
Total
81
100.00%
9
100.00%

/*
 * This timing diagram depicts the video signal in and
 * around the vertical blanking period.
 *
 * Assumptions about the fictitious mode used in this example:
 *  vblank_start >= 3
 *  vsync_start = vblank_start + 1
 *  vsync_end = vblank_start + 2
 *  vtotal = vblank_start + 3
 *
 *           start of vblank:
 *           latch double buffered registers
 *           increment frame counter (ctg+)
 *           generate start of vblank interrupt (gen4+)
 *           |
 *           |          frame start:
 *           |          generate frame start interrupt (aka. vblank interrupt) (gmch)
 *           |          may be shifted forward 1-3 extra lines via PIPECONF
 *           |          |
 *           |          |  start of vsync:
 *           |          |  generate vsync interrupt
 *           |          |  |
 * ___xxxx___    ___xxxx___    ___xxxx___    ___xxxx___    ___xxxx___    ___xxxx
 *       .   \hs/   .      \hs/          \hs/          \hs/   .      \hs/
 * ----va---> <-----------------vb--------------------> <--------va-------------
 *       |          |       <----vs----->                     |
 * -vbs-----> <---vbs+1---> <---vbs+2---> <-----0-----> <-----1-----> <-----2--- (scanline counter gen2)
 * -vbs-2---> <---vbs-1---> <---vbs-----> <---vbs+1---> <---vbs+2---> <-----0--- (scanline counter gen3+)
 * -vbs-2---> <---vbs-2---> <---vbs-1---> <---vbs-----> <---vbs+1---> <---vbs+2- (scanline counter hsw+ hdmi)
 *       |          |                                         |
 *       last visible pixel                                   first visible pixel
 *                  |                                         increment frame counter (gen3/4)
 *                  pixel counter = vblank_start * htotal     pixel counter = 0 (gen3/4)
 *
 * x  = horizontal active
 * _  = horizontal blanking
 * hs = horizontal sync
 * va = vertical active
 * vb = vertical blanking
 * vs = vertical sync
 * vbs = vblank_start (number)
 *
 * Summary:
 * - most events happen at the start of horizontal sync
 * - frame start happens at the start of horizontal blank, 1-4 lines
 *   (depending on PIPECONF settings) after the start of vblank
 * - gen3/4 pixel and frame counter are synchronized with the start
 *   of horizontal active on the first line of vertical active
 */



static u32 i8xx_get_vblank_counter(struct drm_device *dev, unsigned int pipe)
{
	/* Gen2 doesn't have a hardware frame counter */
	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
18
94.74%
1
50.00%
thierry reding
thierry reding
1
5.26%
1
50.00%
Total
19
100.00%
2
100.00%

/* Called from drm generic code, passed a 'crtc', which
 * we use as a pipe index
 */


static u32 i915_get_vblank_counter(struct drm_device *dev, unsigned int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	i915_reg_t high_frame, low_frame;
	u32 high1, high2, low, pixel, vbl_start, hsync_start, htotal;
	struct intel_crtc *intel_crtc =
		to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
	const struct drm_display_mode *mode = &intel_crtc->base.hwmode;

	htotal = mode->crtc_htotal;
	hsync_start = mode->crtc_hsync_start;
	vbl_start = mode->crtc_vblank_start;
	if (mode->flags & DRM_MODE_FLAG_INTERLACE)
		vbl_start = DIV_ROUND_UP(vbl_start, 2);

	/* Convert to pixel count */
	vbl_start *= htotal;

	/* Start of vblank event occurs at start of hsync */
	vbl_start -= htotal - hsync_start;

	high_frame = PIPEFRAME(pipe);
	low_frame = PIPEFRAMEPIXEL(pipe);

	/*
         * High & low register fields aren't synchronized, so make sure
         * we get a low value that's stable across two reads of the high
         * register.
         */
	do {
		high1 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK;
		low   = I915_READ(low_frame);
		high2 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK;
	} while (high1 != high2);

	high1 >>= PIPE_FRAME_HIGH_SHIFT;
	pixel = low & PIPE_PIXEL_MASK;
	low >>= PIPE_FRAME_LOW_SHIFT;

	/*
         * The frame counter increments at beginning of active.
         * Cook up a vblank counter by also checking the pixel
         * counter against vblank start.
         */
	return (((high1 << 8) | low) + (pixel >= vbl_start)) & 0xffffff;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
101
49.27%
4
23.53%
eric anholt
eric anholt
44
21.46%
1
5.88%
chris wilson
chris wilson
17
8.29%
1
5.88%
jesse barnes
jesse barnes
15
7.32%
3
17.65%
dave airlie
dave airlie
14
6.83%
2
11.76%
michel daenzer
michel daenzer
8
3.90%
2
11.76%
ander conselvan de oliveira
ander conselvan de oliveira
2
0.98%
1
5.88%
jani nikula
jani nikula
2
0.98%
1
5.88%
maarten lankhorst
maarten lankhorst
1
0.49%
1
5.88%
thierry reding
thierry reding
1
0.49%
1
5.88%
Total
205
100.00%
17
100.00%



static u32 g4x_get_vblank_counter(struct drm_device *dev, unsigned int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	return I915_READ(PIPE_FRMCOUNT_G4X(pipe));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
25
75.76%
3
42.86%
ville syrjala
ville syrjala
5
15.15%
2
28.57%
jani nikula
jani nikula
2
6.06%
1
14.29%
thierry reding
thierry reding
1
3.03%
1
14.29%
Total
33
100.00%
7
100.00%

/* I915_READ_FW, only for fast reads of display block, no need for forcewake etc. */


static int __intel_get_crtc_scanline(struct intel_crtc *crtc)
{
	struct drm_device *dev = crtc->base.dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	const struct drm_display_mode *mode = &crtc->base.hwmode;
	enum pipe pipe = crtc->pipe;
	int position, vtotal;

	vtotal = mode->crtc_vtotal;
	if (mode->flags & DRM_MODE_FLAG_INTERLACE)
		vtotal /= 2;

	if (IS_GEN2(dev))
		position = I915_READ_FW(PIPEDSL(pipe)) & DSL_LINEMASK_GEN2;
	else
		position = I915_READ_FW(PIPEDSL(pipe)) & DSL_LINEMASK_GEN3;

	/*
         * On HSW, the DSL reg (0x70000) appears to return 0 if we
         * read it just before the start of vblank.  So try it again
         * so we don't accidentally end up spanning a vblank frame
         * increment, causing the pipe_update_end() code to squak at us.
         *
         * The nature of this problem means we can't simply check the ISR
         * bit and return the vblank start value; nor can we use the scanline
         * debug register in the transcoder as it appears to have the same
         * problem.  We may need to extend this to include other platforms,
         * but so far testing only shows the problem on HSW.
         */
	if (HAS_DDI(dev) && !position) {
		int i, temp;

		for (i = 0; i < 100; i++) {
			udelay(1);
			temp = __raw_i915_read32(dev_priv, PIPEDSL(pipe)) &
				DSL_LINEMASK_GEN3;
			if (temp != position) {
				position = temp;
				break;
			}
		}
	}

	/*
         * See update_scanline_offset() for the details on the
         * scanline_offset adjustment.
         */
	return (position + crtc->scanline_offset) % vtotal;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
116
63.04%
3
42.86%
jesse barnes
jesse barnes
64
34.78%
1
14.29%
ander conselvan de oliveira
ander conselvan de oliveira
2
1.09%
1
14.29%
maarten lankhorst
maarten lankhorst
2
1.09%
2
28.57%
Total
184
100.00%
7
100.00%



static int i915_get_crtc_scanoutpos(struct drm_device *dev, unsigned int pipe,
				    unsigned int flags, int *vpos, int *hpos,
				    ktime_t *stime, ktime_t *etime,
				    const struct drm_display_mode *mode)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
	struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
	int position;
	int vbl_start, vbl_end, hsync_start, htotal, vtotal;
	bool in_vbl = true;
	int ret = 0;
	unsigned long irqflags;

	if (WARN_ON(!mode->crtc_clock)) {
		DRM_DEBUG_DRIVER("trying to get scanoutpos for disabled "
				 "pipe %c\n", pipe_name(pipe));
		return 0;
	}

	htotal = mode->crtc_htotal;
	hsync_start = mode->crtc_hsync_start;
	vtotal = mode->crtc_vtotal;
	vbl_start = mode->crtc_vblank_start;
	vbl_end = mode->crtc_vblank_end;

	if (mode->flags & DRM_MODE_FLAG_INTERLACE) {
		vbl_start = DIV_ROUND_UP(vbl_start, 2);
		vbl_end /= 2;
		vtotal /= 2;
	}

	ret |= DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE;

	/*
         * Lock uncore.lock, as we will do multiple timing critical raw
         * register reads, potentially with preemption disabled, so the
         * following code must not block on uncore.lock.
         */
	spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);

	/* preempt_disable_rt() should go right here in PREEMPT_RT patchset. */

	/* Get optional system timestamp before query. */
	if (stime)
		*stime = ktime_get();

	if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) {
		/* No obvious pixelcount register. Only query vertical
                 * scanout position from Display scan line register.
                 */
		position = __intel_get_crtc_scanline(intel_crtc);
	} else {
		/* Have access to pixelcount since start of frame.
                 * We can split this into vertical and horizontal
                 * scanout position.
                 */
		position = (I915_READ_FW(PIPEFRAMEPIXEL(pipe)) & PIPE_PIXEL_MASK) >> PIPE_PIXEL_SHIFT;

		/* convert to pixel counts */
		vbl_start *= htotal;
		vbl_end *= htotal;
		vtotal *= htotal;

		/*
                 * In interlaced modes, the pixel counter counts all pixels,
                 * so one field will have htotal more pixels. In order to avoid
                 * the reported position from jumping backwards when the pixel
                 * counter is beyond the length of the shorter field, just
                 * clamp the position the length of the shorter field. This
                 * matches how the scanline counter based position works since
                 * the scanline counter doesn't count the two half lines.
                 */
		if (position >= vtotal)
			position = vtotal - 1;

		/*
                 * Start of vblank interrupt is triggered at start of hsync,
                 * just prior to the first active line of vblank. However we
                 * consider lines to start at the leading edge of horizontal
                 * active. So, should we get here before we've crossed into
                 * the horizontal active of the first line in vblank, we would
                 * not set the DRM_SCANOUTPOS_INVBL flag. In order to fix that,
                 * always add htotal-hsync_start to the current pixel position.
                 */
		position = (position + htotal - hsync_start) % vtotal;
	}

	/* Get optional system timestamp after query. */
	if (etime)
		*etime = ktime_get();

	/* preempt_enable_rt() should go right here in PREEMPT_RT patchset. */

	spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);

	in_vbl = position >= vbl_start && position < vbl_end;

	/*
         * While in vblank, position will be negative
         * counting up towards 0 at vbl_end. And outside
         * vblank, position will be positive counting
         * up since vbl_end.
         */
	if (position >= vbl_start)
		position -= vbl_end;
	else
		position += vtotal - vbl_end;

	if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) {
		*vpos = position;
		*hpos = 0;
	} else {
		*vpos = position / htotal;
		*hpos = position - (*vpos * htotal);
	}

	/* In vblank? */
	if (in_vbl)
		ret |= DRM_SCANOUTPOS_IN_VBLANK;

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
221
52.25%
11
61.11%
mario kleiner
mario kleiner
190
44.92%
2
11.11%
jesse barnes
jesse barnes
5
1.18%
2
11.11%
maarten lankhorst
maarten lankhorst
5
1.18%
1
5.56%
thierry reding
thierry reding
1
0.24%
1
5.56%
daniel vetter
daniel vetter
1
0.24%
1
5.56%
Total
423
100.00%
18
100.00%



int intel_get_crtc_scanline(struct intel_crtc *crtc)
{
	struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
	unsigned long irqflags;
	int position;

	spin_lock_irqsave(&dev_priv->uncore.lock, irqflags);
	position = __intel_get_crtc_scanline(crtc);
	spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags);

	return position;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
64
100.00%
1
100.00%
Total
64
100.00%
1
100.00%



static int i915_get_vblank_timestamp(struct drm_device *dev, unsigned int pipe,
			      int *max_error,
			      struct timeval *vblank_time,
			      unsigned flags)
{
	struct drm_crtc *crtc;

	if (pipe >= INTEL_INFO(dev)->num_pipes) {
		DRM_ERROR("Invalid crtc %u\n", pipe);
		return -EINVAL;
	}

	/* Get drm_crtc to timestamp: */
	crtc = intel_get_crtc_for_pipe(dev, pipe);
	if (crtc == NULL) {
		DRM_ERROR("Invalid crtc %u\n", pipe);
		return -EINVAL;
	}

	if (!crtc->hwmode.crtc_clock) {
		DRM_DEBUG_KMS("crtc %u is disabled\n", pipe);
		return -EBUSY;
	}

	/* Helper routine in DRM core does all the work: */
	return drm_calc_vbltimestamp_from_scanoutpos(dev, pipe, max_error,
						     vblank_time, flags,
						     &crtc->hwmode);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
mario kleiner
mario kleiner
70
55.12%
1
12.50%
chris wilson
chris wilson
40
31.50%
1
12.50%
ben widawsky
ben widawsky
5
3.94%
1
12.50%
thierry reding
thierry reding
4
3.15%
1
12.50%
maarten lankhorst
maarten lankhorst
4
3.15%
1
12.50%
ville syrjala
ville syrjala
2
1.57%
1
12.50%
jesse barnes
jesse barnes
1
0.79%
1
12.50%
ander conselvan de oliveira
ander conselvan de oliveira
1
0.79%
1
12.50%
Total
127
100.00%
8
100.00%



static void ironlake_rps_change_irq_handler(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 busy_up, busy_down, max_avg, min_avg;
	u8 new_delay;

	spin_lock(&mchdev_lock);

	I915_WRITE16(MEMINTRSTS, I915_READ(MEMINTRSTS));

	new_delay = dev_priv->ips.cur_delay;

	I915_WRITE16(MEMINTRSTS, MEMINT_EVAL_CHG);
	busy_up = I915_READ(RCPREVBSYTUPAVG);
	busy_down = I915_READ(RCPREVBSYTDNAVG);
	max_avg = I915_READ(RCBMAXAVG);
	min_avg = I915_READ(RCBMINAVG);

	/* Handle RCS change request from hw */
	if (busy_up > max_avg) {
		if (dev_priv->ips.cur_delay != dev_priv->ips.max_delay)
			new_delay = dev_priv->ips.cur_delay - 1;
		if (new_delay < dev_priv->ips.max_delay)
			new_delay = dev_priv->ips.max_delay;
	} else if (busy_down < min_avg) {
		if (dev_priv->ips.cur_delay != dev_priv->ips.min_delay)
			new_delay = dev_priv->ips.cur_delay + 1;
		if (new_delay > dev_priv->ips.min_delay)
			new_delay = dev_priv->ips.min_delay;
	}

	if (ironlake_set_drps(dev, new_delay))
		dev_priv->ips.cur_delay = new_delay;

	spin_unlock(&mchdev_lock);

	return;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
153
70.51%
3
60.00%
dave airlie
dave airlie
42
19.35%
1
20.00%
egbert eich
egbert eich
22
10.14%
1
20.00%
Total
217
100.00%
5
100.00%



static void notify_ring(struct intel_engine_cs *engine)
{
	if (!intel_engine_initialized(engine))
		return;

	trace_i915_gem_request_notify(engine);
	engine->user_interrupts++;

	wake_up_all(&engine->irq_queue);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
15
39.47%
1
20.00%
dave airlie
dave airlie
13
34.21%
1
20.00%
tvrtko ursulin
tvrtko ursulin
5
13.16%
2
40.00%
chris wilson
chris wilson
5
13.16%
1
20.00%
Total
38
100.00%
5
100.00%



static void vlv_c0_read(struct drm_i915_private *dev_priv,
			struct intel_rps_ei *ei)
{
	ei->cz_clock = vlv_punit_read(dev_priv, PUNIT_REG_CZ_TIMESTAMP);
	ei->render_c0 = I915_READ(VLV_RENDER_C0_COUNT);
	ei->media_c0 = I915_READ(VLV_MEDIA_C0_COUNT);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
36
80.00%
2
50.00%
jesse barnes
jesse barnes
8
17.78%
1
25.00%
keith packard
keith packard
1
2.22%
1
25.00%
Total
45
100.00%
4
100.00%



static bool vlv_c0_above(struct drm_i915_private *dev_priv,
			 const struct intel_rps_ei *old,
			 const struct intel_rps_ei *now,
			 int threshold)
{
	u64 time, c0;
	unsigned int mul = 100;

	if (old->cz_clock == 0)
		return false;

	if (I915_READ(VLV_COUNTER_CONTROL) & VLV_COUNT_RANGE_HIGH)
		mul <<= 8;

	time = now->cz_clock - old->cz_clock;
	time *= threshold * dev_priv->czclk_freq;

	/* Workload can be split between render + media, e.g. SwapBuffers
         * being blitted in X after being rendered in mesa. To account for
         * this we need to combine both engines into our activity counter.
         */
	c0 = now->render_c0 - old->render_c0;
	c0 += now->media_c0 - old->media_c0;
	c0 *= mul * VLV_CZ_CLOCK_TO_MILLI_SEC;

	return c0 >= time;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
73
65.77%
1
12.50%
ville syrjala
ville syrjala
21
18.92%
1
12.50%
egbert eich
egbert eich
14
12.61%
4
50.00%
keith packard
keith packard
3
2.70%
2
25.00%
Total
111
100.00%
8
100.00%



void gen6_rps_reset_ei(struct drm_i915_private *dev_priv)
{
	vlv_c0_read(dev_priv, &dev_priv->rps.down_ei);
	dev_priv->rps.up_ei = dev_priv->rps.down_ei;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
24
70.59%
1
25.00%
egbert eich
egbert eich
9
26.47%
2
50.00%
dave airlie
dave airlie
1
2.94%
1
25.00%
Total
34
100.00%
4
100.00%



static u32 vlv_wa_c0_ei(struct drm_i915_private *dev_priv, u32 pm_iir)
{
	struct intel_rps_ei now;
	u32 events = 0;

	if ((pm_iir & (GEN6_PM_RP_DOWN_EI_EXPIRED | GEN6_PM_RP_UP_EI_EXPIRED)) == 0)
		return 0;

	vlv_c0_read(dev_priv, &now);
	if (now.cz_clock == 0)
		return 0;

	if (pm_iir & GEN6_PM_RP_DOWN_EI_EXPIRED) {
		if (!vlv_c0_above(dev_priv,
				  &dev_priv->rps.down_ei, &now,
				  dev_priv->rps.down_threshold))
			events |= GEN6_PM_RP_DOWN_THRESHOLD;
		dev_priv->rps.down_ei = now;
	}

	if (pm_iir & GEN6_PM_RP_UP_EI_EXPIRED) {
		if (vlv_c0_above(dev_priv,
				 &dev_priv->rps.up_ei, &now,
				 dev_priv->rps.up_threshold))
			events |= GEN6_PM_RP_UP_THRESHOLD;
		dev_priv->rps.up_ei = now;
	}

	return events;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
124
83.22%
2
28.57%
egbert eich
egbert eich
16
10.74%
1
14.29%
keith packard
keith packard
8
5.37%
3
42.86%
jesse barnes
jesse barnes
1
0.67%
1
14.29%
Total
149
100.00%
7
100.00%



static bool any_waiters(struct drm_i915_private *dev_priv)
{
	struct intel_engine_cs *engine;

	for_each_engine(engine, dev_priv)
		if (engine->irq_refcount)
			return true;

	return false;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
22
64.71%
2
40.00%
jesse barnes
jesse barnes
8
23.53%
1
20.00%
tvrtko ursulin
tvrtko ursulin
4
11.76%
2
40.00%
Total
34
100.00%
5
100.00%



static void gen6_pm_rps_work(struct work_struct *work)
{
	struct drm_i915_private *dev_priv =
		container_of(work, struct drm_i915_private, rps.work);
	bool client_boost;
	int new_delay, adj, min, max;
	u32 pm_iir;

	spin_lock_irq(&dev_priv->irq_lock);
	/* Speed up work cancelation during disabling rps interrupts. */
	if (!dev_priv->rps.interrupts_enabled) {
		spin_unlock_irq(&dev_priv->irq_lock);
		return;
	}

	/*
         * The RPS work is synced during runtime suspend, we don't require a
         * wakeref. TODO: instead of disabling the asserts make sure that we
         * always hold an RPM reference while the work is running.
         */
	DISABLE_RPM_WAKEREF_ASSERTS(dev_priv);

	pm_iir = dev_priv->rps.pm_iir;
	dev_priv->rps.pm_iir = 0;
	/* Make sure not to corrupt PMIMR state used by ringbuffer on GEN6 */
	gen6_enable_pm_irq(dev_priv, dev_priv->pm_rps_events);
	client_boost = dev_priv->rps.client_boost;
	dev_priv->rps.client_boost = false;
	spin_unlock_irq(&dev_priv->irq_lock);

	/* Make sure we didn't queue anything we're not going to process. */
	WARN_ON(pm_iir & ~dev_priv->pm_rps_events);

	if ((pm_iir & dev_priv->pm_rps_events) == 0 && !client_boost)
		goto out;

	mutex_lock(&dev_priv->rps.hw_lock);

	pm_iir |= vlv_wa_c0_ei(dev_priv, pm_iir);

	adj = dev_priv->rps.last_adj;
	new_delay = dev_priv->rps.cur_freq;
	min = dev_priv->rps.min_freq_softlimit;
	max = dev_priv->rps.max_freq_softlimit;

	if (client_boost) {
		new_delay = dev_priv->rps.max_freq_softlimit;
		adj = 0;
	} else if (pm_iir & GEN6_PM_RP_UP_THRESHOLD) {
		if (adj > 0)
			adj *= 2;
		else /* CHV needs even encode values */
			adj = IS_CHERRYVIEW(dev_priv) ? 2 : 1;
		/*
                 * For better performance, jump directly
                 * to RPe if we're below it.
                 */
		if (new_delay < dev_priv->rps.efficient_freq - adj) {
			new_delay = dev_priv->rps.efficient_freq;
			adj = 0;
		}
	} else if (any_waiters(dev_priv)) {
		adj = 0;
	} else if (pm_iir & GEN6_PM_RP_DOWN_TIMEOUT) {
		if (dev_priv->rps.cur_freq > dev_priv->rps.efficient_freq)
			new_delay = dev_priv->rps.efficient_freq;
		else
			new_delay = dev_priv->rps.min_freq_softlimit;
		adj = 0;
	} else if (pm_iir & GEN6_PM_RP_DOWN_THRESHOLD) {
		if (adj < 0)
			adj *= 2;
		else /* CHV needs even encode values */
			adj = IS_CHERRYVIEW(dev_priv) ? -2 : -1;
	} else { /* unknown event */
		adj = 0;
	}

	dev_priv->rps.last_adj = adj;

	/* sysfs frequency interfaces may have snuck in while servicing the
         * interrupt
         */
	new_delay += adj;
	new_delay = clamp_t(int, new_delay, min, max);

	intel_set_rps(dev_priv->dev, new_delay);

	mutex_unlock(&dev_priv->rps.hw_lock);
out:
	ENABLE_RPM_WAKEREF_ASSERTS(dev_priv);
}


Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
304
69.57%
1
9.09%
jesse barnes
jesse barnes
70
16.02%
2
18.18%
daniel vetter
daniel vetter
24
5.49%
3
27.27%
imre deak
imre deak
16
3.66%
1
9.09%
deepak s
deepak s
12
2.75%
1
9.09%
chris wilson
chris wilson
11
2.52%
3
27.27%
Total
437
100.00%
11
100.00%

/**
 * ivybridge_parity_work - Workqueue called when a parity error interrupt
 * occurred.
 * @work: workqueue struct
 *
 * Doesn't actually do anything except notify userspace. As a consequence of
 * this event, userspace should try to remap the bad rows since statistically
 * it is likely the same row is more likely to go bad again.
 */


static void ivybridge_parity_work(struct work_struct *work)
{
	struct drm_i915_private *dev_priv =
		container_of(work, struct drm_i915_private, l3_parity.error_work);
	u32 error_status, row, bank, subbank;
	char *parity_event[6];
	uint32_t misccpctl;
	uint8_t slice = 0;

	/* We must turn off DOP level clock gating to access the L3 registers.
         * In order to prevent a get/put style interface, acquire struct mutex
         * any time we access those registers.
         */
	mutex_lock(&dev_priv->dev->struct_mutex);

	/* If we've screwed up tracking, just let the interrupt fire again */
	if (WARN_ON(!dev_priv->l3_parity.which_slice))
		goto out;

	misccpctl = I915_READ(GEN7_MISCCPCTL);
	I915_WRITE(GEN7_MISCCPCTL, misccpctl & ~GEN7_DOP_CLOCK_GATE_ENABLE);
	POSTING_READ(GEN7_MISCCPCTL);

	while ((slice = ffs(dev_priv->l3_parity.which_slice)) != 0) {
		i915_reg_t reg;

		slice--;
		if (WARN_ON_ONCE(slice >= NUM_L3_SLICES(dev_priv)))
			break;

		dev_priv->l3_parity.which_slice &= ~(1<<slice);

		reg = GEN7_L3CDERRST1(slice);

		error_status = I915_READ(reg);
		row = GEN7_PARITY_ERROR_ROW(error_status);
		bank = GEN7_PARITY_ERROR_BANK(error_status);
		subbank = GEN7_PARITY_ERROR_SUBBANK(error_status);

		I915_WRITE(reg, GEN7_PARITY_ERROR_VALID | GEN7_L3CDERRST1_ENABLE);
		POSTING_READ(reg);

		parity_event[0] = I915_L3_PARITY_UEVENT "=1";
		parity_event[1] = kasprintf(GFP_KERNEL, "ROW=%d", row);
		parity_event[2] = kasprintf(GFP_KERNEL, "BANK=%d", bank);
		parity_event[3] = kasprintf(GFP_KERNEL, "SUBBANK=%d", subbank);
		parity_event[4] = kasprintf(GFP_KERNEL, "SLICE=%d", slice);
		parity_event[5] = NULL;

		kobject_uevent_env(&dev_priv->dev->primary->kdev->kobj,
				   KOBJ_CHANGE, parity_event);

		DRM_DEBUG("Parity error: Slice = %d, Row = %d, Bank = %d, Sub bank = %d.\n",
			  slice, row, bank, subbank);

		kfree(parity_event[4]);
		kfree(parity_event[3]);
		kfree(parity_event[2]);
		kfree(parity_event[1]);
	}

	I915_WRITE(GEN7_MISCCPCTL, misccpctl);

out:
	WARN_ON(dev_priv->l3_parity.which_slice);
	spin_lock_irq(&dev_priv->irq_lock);
	gen5_enable_gt_irq(dev_priv, GT_PARITY_ERROR(dev_priv));
	spin_unlock_irq(&dev_priv->irq_lock);

	mutex_unlock(&dev_priv->dev->struct_mutex);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ben widawsky
ben widawsky
372
95.63%
3
25.00%
jani nikula
jani nikula
6
1.54%
2
16.67%
daniel vetter
daniel vetter
6
1.54%
3
25.00%
ville syrjala
ville syrjala
3
0.77%
2
16.67%
dave airlie
dave airlie
1
0.26%
1
8.33%
chris wilson
chris wilson
1
0.26%
1
8.33%
Total
389
100.00%
12
100.00%



static void ivybridge_parity_error_irq_handler(struct drm_i915_private *dev_priv,
					       u32 iir)
{
	if (!HAS_L3_DPF(dev_priv))
		return;

	spin_lock(&dev_priv->irq_lock);
	gen5_disable_gt_irq(dev_priv, GT_PARITY_ERROR(dev_priv));
	spin_unlock(&dev_priv->irq_lock);

	iir &= GT_PARITY_ERROR(dev_priv);
	if (iir & GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1)
		dev_priv->l3_parity.which_slice |= 1 << 1;

	if (iir & GT_RENDER_L3_PARITY_ERROR_INTERRUPT)
		dev_priv->l3_parity.which_slice |= 1 << 0;

	queue_work(dev_priv->wq, &dev_priv->l3_parity.error_work);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ben widawsky
ben widawsky
88
86.27%
3
33.33%
daniel vetter
daniel vetter
8
7.84%
4
44.44%
ville syrjala
ville syrjala
5
4.90%
1
11.11%
paulo zanoni
paulo zanoni
1
0.98%
1
11.11%
Total
102
100.00%
9
100.00%



static void ilk_gt_irq_handler(struct drm_i915_private *dev_priv,
			       u32 gt_iir)
{
	if (gt_iir &
	    (GT_RENDER_USER_INTERRUPT | GT_RENDER_PIPECTL_NOTIFY_INTERRUPT))
		notify_ring(&dev_priv->engine[RCS]);
	if (gt_iir & ILK_BSD_USER_INTERRUPT)
		notify_ring(&dev_priv->engine[VCS]);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
50
96.15%
1
50.00%
tvrtko ursulin
tvrtko ursulin
2
3.85%
1
50.00%
Total
52
100.00%
2
100.00%



static void snb_gt_irq_handler(struct drm_i915_private *dev_priv,
			       u32 gt_iir)
{

	if (gt_iir &
	    (GT_RENDER_USER_INTERRUPT | GT_RENDER_PIPECTL_NOTIFY_INTERRUPT))
		notify_ring(&dev_priv->engine[RCS]);
	if (gt_iir & GT_BSD_USER_INTERRUPT)
		notify_ring(&dev_priv->engine[VCS]);
	if (gt_iir & GT_BLT_USER_INTERRUPT)
		notify_ring(&dev_priv->engine[BCS]);

	if (gt_iir & (GT_BLT_CS_ERROR_INTERRUPT |
		      GT_BSD_CS_ERROR_INTERRUPT |
		      GT_RENDER_CS_MASTER_ERROR_INTERRUPT))
		DRM_DEBUG("Command parser error, gt_iir 0x%08x\n", gt_iir);

	if (gt_iir & GT_PARITY_ERROR(dev_priv))
		ivybridge_parity_error_irq_handler(dev_priv, gt_iir);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
77
74.04%
3
33.33%
ben widawsky
ben widawsky
20
19.23%
3
33.33%
tvrtko ursulin
tvrtko ursulin
3
2.88%
1
11.11%
mika kuoppala
mika kuoppala
2
1.92%
1
11.11%
ville syrjala
ville syrjala
2
1.92%
1
11.11%
Total
104
100.00%
9
100.00%


static __always_inline void

gen8_cs_irq_handler(struct intel_engine_cs *engine, u32 iir, int test_shift)
{
	if (iir & (GT_RENDER_USER_INTERRUPT << test_shift))
		notify_ring(engine);
	if (iir & (GT_CONTEXT_SWITCH_INTERRUPT << test_shift))
		tasklet_schedule(&engine->irq_tasklet);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
nicholas hoath
nicholas hoath
44
86.27%
1
33.33%
tvrtko ursulin
tvrtko ursulin
7
13.73%
2
66.67%
Total
51
100.00%
3
100.00%



static irqreturn_t gen8_gt_irq_ack(struct drm_i915_private *dev_priv,
				   u32 master_ctl,
				   u32 gt_iir[4])
{
	irqreturn_t ret = IRQ_NONE;

	if (master_ctl & (GEN8_GT_RCS_IRQ | GEN8_GT_BCS_IRQ)) {
		gt_iir[0] = I915_READ_FW(GEN8_GT_IIR(0));
		if (gt_iir[0]) {
			I915_WRITE_FW(GEN8_GT_IIR(0), gt_iir[0]);
			ret = IRQ_HANDLED;
		} else
			DRM_ERROR("The master control interrupt lied (GT0)!\n");
	}

	if (master_ctl & (GEN8_GT_VCS1_IRQ | GEN8_GT_VCS2_IRQ)) {
		gt_iir[1] = I915_READ_FW(GEN8_GT_IIR(1));
		if (gt_iir[1]) {
			I915_WRITE_FW(GEN8_GT_IIR(1), gt_iir[1]);
			ret = IRQ_HANDLED;
		} else
			DRM_ERROR("The master control interrupt lied (GT1)!\n");
	}

	if (master_ctl & GEN8_GT_VECS_IRQ) {
		gt_iir[3] = I915_READ_FW(GEN8_GT_IIR(3));
		if (gt_iir[3]) {
			I915_WRITE_FW(GEN8_GT_IIR(3), gt_iir[3]);
			ret = IRQ_HANDLED;
		} else
			DRM_ERROR("The master control interrupt lied (GT3)!\n");
	}

	if (master_ctl & GEN8_GT_PM_IRQ) {
		gt_iir[2] = I915_READ_FW(GEN8_GT_IIR(2));
		if (gt_iir[2] & dev_priv->pm_rps_events) {
			I915_WRITE_FW(GEN8_GT_IIR(2),
				      gt_iir[2] & dev_priv->pm_rps_events);
			ret = IRQ_HANDLED;
		} else
			DRM_ERROR("The master control interrupt lied (PM)!\n");
	}

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
106
41.41%
2
20.00%
ville syrjala
ville syrjala
63
24.61%
1
10.00%
ben widawsky
ben widawsky
46
17.97%
2
20.00%
egbert eich
egbert eich
19
7.42%
2
20.00%
oscar mateo
oscar mateo
15
5.86%
1
10.00%
chris wilson
chris wilson
4
1.56%
1
10.00%
daniel vetter
daniel vetter
3
1.17%
1
10.00%
Total
256
100.00%
10
100.00%



static void gen8_gt_irq_handler(struct drm_i915_private *dev_priv,
				u32 gt_iir[4])
{
	if (gt_iir[0]) {
		gen8_cs_irq_handler(&dev_priv->engine[RCS],
				    gt_iir[0], GEN8_RCS_IRQ_SHIFT);
		gen8_cs_irq_handler(&dev_priv->engine[BCS],
				    gt_iir[0], GEN8_BCS_IRQ_SHIFT);
	}

	if (gt_iir[1]) {
		gen8_cs_irq_handler(&dev_priv->engine[VCS],
				    gt_iir[1], GEN8_VCS1_IRQ_SHIFT);
		gen8_cs_irq_handler(&dev_priv->engine[VCS2],
				    gt_iir[1], GEN8_VCS2_IRQ_SHIFT);
	}

	if (gt_iir[3])
		gen8_cs_irq_handler(&dev_priv->engine[VECS],
				    gt_iir[3], GEN8_VECS_IRQ_SHIFT);

	if (gt_iir[2] & dev_priv->pm_rps_events)
		gen6_rps_irq_handler(dev_priv, gt_iir[2]);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
153
100.00%
1
100.00%
Total
153
100.00%
1
100.00%



static bool bxt_port_hotplug_long_detect(enum port port, u32 val)
{
	switch (port) {
	case PORT_A:
		return val & PORTA_HOTPLUG_LONG_DETECT;
	case PORT_B:
		return val & PORTB_HOTPLUG_LONG_DETECT;
	case PORT_C:
		return val & PORTC_HOTPLUG_LONG_DETECT;
	default:
		return false;
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
46
97.87%
1
50.00%
ville syrjala
ville syrjala
1
2.13%
1
50.00%
Total
47
100.00%
2
100.00%



static bool spt_port_hotplug2_long_detect(enum port port, u32 val)
{
	switch (port) {
	case PORT_E:
		return val & PORTE_HOTPLUG_LONG_DETECT;
	default:
		return false;
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
31
100.00%
1
100.00%
Total
31
100.00%
1
100.00%



static bool spt_port_hotplug_long_detect(enum port port, u32 val)
{
	switch (port) {
	case PORT_A:
		return val & PORTA_HOTPLUG_LONG_DETECT;
	case PORT_B:
		return val & PORTB_HOTPLUG_LONG_DETECT;
	case PORT_C:
		return val & PORTC_HOTPLUG_LONG_DETECT;
	case PORT_D:
		return val & PORTD_HOTPLUG_LONG_DETECT;
	default:
		return false;
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
55
100.00%
1
100.00%
Total
55
100.00%
1
100.00%



static bool ilk_port_hotplug_long_detect(enum port port, u32 val)
{
	switch (port) {
	case PORT_A:
		return val & DIGITAL_PORTA_HOTPLUG_LONG_DETECT;
	default:
		return false;
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
31
100.00%
1
100.00%
Total
31
100.00%
1
100.00%



static bool pch_port_hotplug_long_detect(enum port port, u32 val)
{
	switch (port) {
	case PORT_B:
		return val & PORTB_HOTPLUG_LONG_DETECT;
	case PORT_C:
		return val & PORTC_HOTPLUG_LONG_DETECT;
	case PORT_D:
		return val & PORTD_HOTPLUG_LONG_DETECT;
	default:
		return false;
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
dave airlie
dave airlie
29
61.70%
1
50.00%
jani nikula
jani nikula
18
38.30%
1
50.00%
Total
47
100.00%
2
100.00%



static bool i9xx_port_hotplug_long_detect(enum port port, u32 val)
{
	switch (port) {
	case PORT_B:
		return val & PORTB_HOTPLUG_INT_LONG_PULSE;
	case PORT_C:
		return val & PORTC_HOTPLUG_INT_LONG_PULSE;
	case PORT_D:
		return val & PORTD_HOTPLUG_INT_LONG_PULSE;
	default:
		return false;
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
dave airlie
dave airlie
25
53.19%
1
25.00%
jani nikula
jani nikula
20
42.55%
2
50.00%
ben widawsky
ben widawsky
2
4.26%
1
25.00%
Total
47
100.00%
4
100.00%

/*
 * Get a bit mask of pins that have triggered, and which ones may be long.
 * This can be called multiple times with the same masks to accumulate
 * hotplug detection results from several registers.
 *
 * Note that the caller is expected to zero out the masks initially.
 */


static void intel_get_hpd_pins(u32 *pin_mask, u32 *long_mask,
			     u32 hotplug_trigger, u32 dig_hotplug_reg,
			     const u32 hpd[HPD_NUM_PINS],
			     bool long_pulse_detect(enum port port, u32 val))
{
	enum port port;
	int i;

	for_each_hpd_pin(i) {
		if ((hpd[i] & hotplug_trigger) == 0)
			continue;

		*pin_mask |= BIT(i);

		if (!intel_hpd_pin_to_port(i, &port))
			continue;

		if (long_pulse_detect(port, dig_hotplug_reg))
			*long_mask |= BIT(i);
	}

	DRM_DEBUG_DRIVER("hotplug event received, stat 0x%08x, dig 0x%08x, pins 0x%08x\n",
			 hotplug_trigger, dig_hotplug_reg, *pin_mask);

}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
66
57.89%
3
27.27%
imre deak
imre deak
20
17.54%
2
18.18%
egbert eich
egbert eich
11
9.65%
3
27.27%
dave airlie
dave airlie
11
9.65%
1
9.09%
daniel vetter
daniel vetter
4
3.51%
1
9.09%
damien lespiau
damien lespiau
2
1.75%
1
9.09%
Total
114
100.00%
11
100.00%



static void gmbus_irq_handler(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	wake_up_all(&dev_priv->gmbus_wait_queue);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
22
78.57%
3
60.00%
egbert eich
egbert eich
6
21.43%
2
40.00%
Total
28
100.00%
5
100.00%



static void dp_aux_irq_handler(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	wake_up_all(&dev_priv->gmbus_wait_queue);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
27
96.43%
5
83.33%
egbert eich
egbert eich
1
3.57%
1
16.67%
Total
28
100.00%
6
100.00%

#if defined(CONFIG_DEBUG_FS)


static void display_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe,
					 uint32_t crc0, uint32_t crc1,
					 uint32_t crc2, uint32_t crc3,
					 uint32_t crc4)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[pipe];
	struct intel_pipe_crc_entry *entry;
	int head, tail;

	spin_lock(&pipe_crc->lock);

	if (!pipe_crc->entries) {
		spin_unlock(&pipe_crc->lock);
		DRM_DEBUG_KMS("spurious interrupt\n");
		return;
	}

	head = pipe_crc->head;
	tail = pipe_crc->tail;

	if (CIRC_SPACE(head, tail, INTEL_PIPE_CRC_ENTRIES_NR) < 1) {
		spin_unlock(&pipe_crc->lock);
		DRM_ERROR("CRC buffer overflowing\n");
		return;
	}

	entry = &pipe_crc->entries[head];

	entry->frame = dev->driver->get_vblank_counter(dev, pipe);
	entry->crc[0] = crc0;
	entry->crc[1] = crc1;
	entry->crc[2] = crc2;
	entry->crc[3] = crc3;
	entry->crc[4] = crc4;

	head = (head + 1) & (INTEL_PIPE_CRC_ENTRIES_NR - 1);
	pipe_crc->head = head;

	spin_unlock(&pipe_crc->lock);

	wake_up_interruptible(&pipe_crc->wq);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
shuang he
shuang he
106
44.17%
1
10.00%
damien lespiau
damien lespiau
102
42.50%
5
50.00%
daniel vetter
daniel vetter
32
13.33%
4
40.00%
Total
240
100.00%
10
100.00%

#else

static inline void

display_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe,
			     uint32_t crc0, uint32_t crc1,
			     uint32_t crc2, uint32_t crc3,
			     uint32_t crc4) {}
Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
30
100.00%
1
100.00%
Total
30
100.00%
1
100.00%

#endif




static void hsw_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	display_pipe_crc_irq_handler(dev, pipe,
				     I915_READ(PIPE_CRC_RES_1_IVB(pipe)),
				     0, 0, 0, 0);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
47
100.00%
2
100.00%
Total
47
100.00%
2
100.00%



static void ivb_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	display_pipe_crc_irq_handler(dev, pipe,
				     I915_READ(PIPE_CRC_RES_1_IVB(pipe)),
				     I915_READ(PIPE_CRC_RES_2_IVB(pipe)),
				     I915_READ(PIPE_CRC_RES_3_IVB(pipe)),
				     I915_READ(PIPE_CRC_RES_4_IVB(pipe)),
				     I915_READ(PIPE_CRC_RES_5_IVB(pipe)));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
71
100.00%
2
100.00%
Total
71
100.00%
2
100.00%



static void i9xx_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	uint32_t res1, res2;

	if (INTEL_INFO(dev)->gen >= 3)
		res1 = I915_READ(PIPE_CRC_RES_RES1_I915(pipe));
	else
		res1 = 0;

	if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev))
		res2 = I915_READ(PIPE_CRC_RES_RES2_G4X(pipe));
	else
		res2 = 0;

	display_pipe_crc_irq_handler(dev, pipe,
				     I915_READ(PIPE_CRC_RES_RED(pipe)),
				     I915_READ(PIPE_CRC_RES_GREEN(pipe)),
				     I915_READ(PIPE_CRC_RES_BLUE(pipe)),
				     res1, res2);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
121
100.00%
3
100.00%
Total
121
100.00%
3
100.00%

/* The RPS events need forcewake, so we add them to a work queue and mask their
 * IMR bits until the work is done. Other interrupts can be processed without
 * the work queue. */


static void gen6_rps_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir)
{
	if (pm_iir & dev_priv->pm_rps_events) {
		spin_lock(&dev_priv->irq_lock);
		gen6_disable_pm_irq(dev_priv, pm_iir & dev_priv->pm_rps_events);
		if (dev_priv->rps.interrupts_enabled) {
			dev_priv->rps.pm_iir |= pm_iir & dev_priv->pm_rps_events;
			queue_work(dev_priv->wq, &dev_priv->rps.work);
		}
		spin_unlock(&dev_priv->irq_lock);
	}

	if (INTEL_INFO(dev_priv)->gen >= 8)
		return;

	if (HAS_VEBOX(dev_priv)) {
		if (pm_iir & PM_VEBOX_USER_INTERRUPT)
			notify_ring(&dev_priv->engine[VECS]);

		if (pm_iir & PM_VEBOX_CS_ERROR_INTERRUPT)
			DRM_DEBUG("Command parser error, pm_iir 0x%08x\n", pm_iir);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ben widawsky
ben widawsky
63
45.65%
2
13.33%
imre deak
imre deak
38
27.54%
2
13.33%
daniel vetter
daniel vetter
18
13.04%
6
40.00%
paulo zanoni
paulo zanoni
10
7.25%
2
13.33%
deepak s
deepak s
6
4.35%
1
6.67%
mika kuoppala
mika kuoppala
2
1.45%
1
6.67%
tvrtko ursulin
tvrtko ursulin
1
0.72%
1
6.67%
Total
138
100.00%
15
100.00%



static bool intel_pipe_handle_vblank(struct drm_device *dev, enum pipe pipe)
{
	if (!drm_handle_vblank(dev, pipe))
		return false;

	return true;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
31
100.00%
1
100.00%
Total
31
100.00%
1
100.00%



static void valleyview_pipestat_irq_ack(struct drm_device *dev, u32 iir,
					u32 pipe_stats[I915_MAX_PIPES])
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	int pipe;

	spin_lock(&dev_priv->irq_lock);

	if (!dev_priv->display_irqs_enabled) {
		spin_unlock(&dev_priv->irq_lock);
		return;
	}

	for_each_pipe(dev_priv, pipe) {
		i915_reg_t reg;
		u32 mask, iir_bit = 0;

		/*
                 * PIPESTAT bits get signalled even when the interrupt is
                 * disabled with the mask bits, and some of the status bits do
                 * not generate interrupts at all (like the underrun bit). Hence
                 * we need to be careful that we only handle what we want to
                 * handle.
                 */

		/* fifo underruns are filterered in the underrun handler. */
		mask = PIPE_FIFO_UNDERRUN_STATUS;

		switch (pipe) {
		case PIPE_A:
			iir_bit = I915_DISPLAY_PIPE_A_EVENT_INTERRUPT;
			break;
		case PIPE_B:
			iir_bit = I915_DISPLAY_PIPE_B_EVENT_INTERRUPT;
			break;
		case PIPE_C:
			iir_bit = I915_DISPLAY_PIPE_C_EVENT_INTERRUPT;
			break;
		}
		if (iir & iir_bit)
			mask |= dev_priv->pipestat_irq_mask[pipe];

		if (!mask)
			continue;

		reg = PIPESTAT(pipe);
		mask |= PIPESTAT_INT_ENABLE_MASK;
		pipe_stats[pipe] = I915_READ(reg) & mask;

		/*
                 * Clear the PIPE*STAT regs before the IIR
                 */
		if (pipe_stats[pipe] & (PIPE_FIFO_UNDERRUN_STATUS |
					PIPESTAT_INT_STATUS_MASK))
			I915_WRITE(reg, pipe_stats[pipe]);
	}
	spin_unlock(&dev_priv->irq_lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
54
28.72%
3
21.43%
daniel vetter
daniel vetter
54
28.72%
3
21.43%
imre deak
imre deak
43
22.87%
3
21.43%
ville syrjala
ville syrjala
35
18.62%
4
28.57%
damien lespiau
damien lespiau
2
1.06%
1
7.14%
Total
188
100.00%
14
100.00%



static void valleyview_pipestat_irq_handler(struct drm_device *dev,
					    u32 pipe_stats[I915_MAX_PIPES])
{
	struct drm_i915_private *dev_priv = to_i915(dev);
	enum pipe pipe;

	for_each_pipe(dev_priv, pipe) {
		if (pipe_stats[pipe] & PIPE_START_VBLANK_INTERRUPT_STATUS &&
		    intel_pipe_handle_vblank(dev, pipe))
			intel_check_page_flip(dev, pipe);

		if (pipe_stats[pipe] & PLANE_FLIP_DONE_INT_STATUS_VLV) {
			intel_prepare_page_flip(dev, pipe);
			intel_finish_page_flip(dev, pipe);
		}

		if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS)
			i9xx_pipe_crc_irq_handler(dev, pipe);

		if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS)
			intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe);
	}

	if (pipe_stats[0] & PIPE_GMBUS_INTERRUPT_STATUS)
		gmbus_irq_handler(dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
45
33.83%
3
25.00%
jesse barnes
jesse barnes
43
32.33%
1
8.33%
daniel vetter
daniel vetter
18
13.53%
3
25.00%
imre deak
imre deak
16
12.03%
2
16.67%
chris wilson
chris wilson
8
6.02%
1
8.33%
damien lespiau
damien lespiau
2
1.50%
1
8.33%
dave airlie
dave airlie
1
0.75%
1
8.33%
Total
133
100.00%
12
100.00%



static u32 i9xx_hpd_irq_ack(struct drm_i915_private *dev_priv)
{
	u32 hotplug_status = I915_READ(PORT_HOTPLUG_STAT);

	if (hotplug_status)
		I915_WRITE(PORT_HOTPLUG_STAT, hotplug_status);

	return hotplug_status;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
15
45.45%
2
40.00%
oscar mateo
oscar mateo
9
27.27%
1
20.00%
imre deak
imre deak
8
24.24%
1
20.00%
jani nikula
jani nikula
1
3.03%
1
20.00%
Total
33
100.00%
5
100.00%



static void i9xx_hpd_irq_handler(struct drm_device *dev,
				 u32 hotplug_status)
{
	u32 pin_mask = 0, long_mask = 0;

	if (IS_G4X(dev) || IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) {
		u32 hotplug_trigger = hotplug_status & HOTPLUG_INT_STATUS_G4X;

		if (hotplug_trigger) {
			intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger,
					   hotplug_trigger, hpd_status_g4x,
					   i9xx_port_hotplug_long_detect);

			intel_hpd_irq_handler(dev, pin_mask, long_mask);
		}

		if (hotplug_status & DP_AUX_CHANNEL_MASK_INT_STATUS_G4X)
			dp_aux_irq_handler(dev);
	} else {
		u32 hotplug_trigger = hotplug_status & HOTPLUG_INT_STATUS_I915;

		if (hotplug_trigger) {
			intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger,
					   hotplug_trigger, hpd_status_i915,
					   i9xx_port_hotplug_long_detect);
			intel_hpd_irq_handler(dev, pin_mask, long_mask);
		}
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
75
55.97%
5
45.45%
jani nikula
jani nikula
39
29.10%
2
18.18%
imre deak
imre deak
10
7.46%
1
9.09%
wayne boyer
wayne boyer
5
3.73%
1
9.09%
oscar mateo
oscar mateo
3
2.24%
1
9.09%
dave airlie
dave airlie
2
1.49%
1
9.09%
Total
134
100.00%
11
100.00%



static irqreturn_t valleyview_irq_handler(int irq, void *arg)
{
	struct drm_device *dev = arg;
	struct drm_i915_private *dev_priv = dev->dev_private;
	irqreturn_t ret = IRQ_NONE;

	if (!intel_irqs_enabled(dev_priv))
		return IRQ_NONE;

	/* IRQs are synced during runtime_suspend, we don't require a wakeref */
	disable_rpm_wakeref_asserts(dev_priv);

	do {
		u32 iir, gt_iir, pm_iir;
		u32 pipe_stats[I915_MAX_PIPES] = {};
		u32 hotplug_status = 0;
		u32 ier = 0;

		gt_iir = I915_READ(GTIIR);
		pm_iir = I915_READ(GEN6_PMIIR);
		iir = I915_READ(VLV_IIR);

		if (gt_iir == 0 && pm_iir == 0 && iir == 0)
			break;

		ret = IRQ_HANDLED;

		/*
                 * Theory on interrupt generation, based on empirical evidence:
                 *
                 * x = ((VLV_IIR & VLV_IER) ||
                 *      (((GT_IIR & GT_IER) || (GEN6_PMIIR & GEN6_PMIER)) &&
                 *       (VLV_MASTER_IER & MASTER_INTERRUPT_ENABLE)));
                 *
                 * A CPU interrupt will only be raised when 'x' has a 0->1 edge.
                 * Hence we clear MASTER_INTERRUPT_ENABLE and VLV_IER to
                 * guarantee the CPU interrupt will be raised again even if we
                 * don't end up clearing all the VLV_IIR, GT_IIR, GEN6_PMIIR
                 * bits this time around.
                 */
		I915_WRITE(VLV_MASTER_IER, 0);
		ier = I915_READ(VLV_IER);
		I915_WRITE(VLV_IER, 0);

		if (gt_iir)
			I915_WRITE(GTIIR, gt_iir);
		if (pm_iir)
			I915_WRITE(GEN6_PMIIR, pm_iir);

		if (iir & I915_DISPLAY_PORT_INTERRUPT)
			hotplug_status = i9xx_hpd_irq_ack(dev_priv);

		/* Call regardless, as some status bits might not be
                 * signalled in iir */
		valleyview_pipestat_irq_ack(dev, iir, pipe_stats);

		/*
                 * VLV_IIR is single buffered, and reflects the level
                 * from PIPESTAT/PORT_HOTPLUG_STAT, hence clear it last.
                 */
		if (iir)
			I915_WRITE(VLV_IIR, iir);

		I915_WRITE(VLV_IER, ier);
		I915_WRITE(VLV_MASTER_IER, MASTER_INTERRUPT_ENABLE);
		POSTING_READ(VLV_MASTER_IER);

		if (gt_iir)
			snb_gt_irq_handler(dev_priv, gt_iir);
		if (pm_iir)
			gen6_rps_irq_handler(dev_priv, pm_iir);

		if (hotplug_status)
			i9xx_hpd_irq_handler(dev, hotplug_status);

		valleyview_pipestat_irq_handler(dev, pipe_stats);
	} while (0);

	enable_rpm_wakeref_asserts(dev_priv);

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
161
59.63%
8
53.33%
imre deak
imre deak
82
30.37%
3
20.00%
oscar mateo
oscar mateo
15
5.56%
1
6.67%
jesse barnes
jesse barnes
10
3.70%
2
13.33%
jani nikula
jani nikula
2
0.74%
1
6.67%
Total
270
100.00%
15
100.00%



static irqreturn_t cherryview_irq_handler(int irq, void *arg)
{
	struct drm_device *dev = arg;
	struct drm_i915_private *dev_priv = dev->dev_private;
	irqreturn_t ret = IRQ_NONE;

	if (!intel_irqs_enabled(dev_priv))
		return IRQ_NONE;

	/* IRQs are synced during runtime_suspend, we don't require a wakeref */
	disable_rpm_wakeref_asserts(dev_priv);

	do {
		u32 master_ctl, iir;
		u32 gt_iir[4] = {};
		u32 pipe_stats[I915_MAX_PIPES] = {};
		u32 hotplug_status = 0;
		u32 ier = 0;

		master_ctl = I915_READ(GEN8_MASTER_IRQ) & ~GEN8_MASTER_IRQ_CONTROL;
		iir = I915_READ(VLV_IIR);

		if (master_ctl == 0 && iir == 0)
			break;

		ret = IRQ_HANDLED;

		/*
                 * Theory on interrupt generation, based on empirical evidence:
                 *
                 * x = ((VLV_IIR & VLV_IER) ||
                 *      ((GEN8_MASTER_IRQ & ~GEN8_MASTER_IRQ_CONTROL) &&
                 *       (GEN8_MASTER_IRQ & GEN8_MASTER_IRQ_CONTROL)));
                 *
                 * A CPU interrupt will only be raised when 'x' has a 0->1 edge.
                 * Hence we clear GEN8_MASTER_IRQ_CONTROL and VLV_IER to
                 * guarantee the CPU interrupt will be raised again even if we
                 * don't end up clearing all the VLV_IIR and GEN8_MASTER_IRQ_CONTROL
                 * bits this time around.
                 */
		I915_WRITE(GEN8_MASTER_IRQ, 0);
		ier = I915_READ(VLV_IER);
		I915_WRITE(VLV_IER, 0);

		gen8_gt_irq_ack(dev_priv, master_ctl, gt_iir);

		if (iir & I915_DISPLAY_PORT_INTERRUPT)
			hotplug_status = i9xx_hpd_irq_ack(dev_priv);

		/* Call regardless, as some status bits might not be
                 * signalled in iir */
		valleyview_pipestat_irq_ack(dev, iir, pipe_stats);

		/*
                 * VLV_IIR is single buffered, and reflects the level
                 * from PIPESTAT/PORT_HOTPLUG_STAT, hence clear it last.
                 */
		if (iir)
			I915_WRITE(VLV_IIR, iir);

		I915_WRITE(VLV_IER, ier);
		I915_WRITE(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL);
		POSTING_READ(GEN8_MASTER_IRQ);

		gen8_gt_irq_handler(dev_priv, gt_iir);

		if (hotplug_status)
			i9xx_hpd_irq_handler(dev, hotplug_status);

		valleyview_pipestat_irq_handler(dev, pipe_stats);
	} while (0);

	enable_rpm_wakeref_asserts(dev_priv);

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
202
84.17%
10
71.43%
imre deak
imre deak
22
9.17%
2
14.29%
oscar mateo
oscar mateo
10
4.17%
1
7.14%
chris wilson
chris wilson
6
2.50%
1
7.14%
Total
240
100.00%
14
100.00%



static void ibx_hpd_irq_handler(struct drm_device *dev, u32 hotplug_trigger,
				const u32 hpd[HPD_NUM_PINS])
{
	struct drm_i915_private *dev_priv = to_i915(dev);
	u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0;

	/*
         * Somehow the PCH doesn't seem to really ack the interrupt to the CPU
         * unless we touch the hotplug register, even if hotplug_trigger is
         * zero. Not acking leads to "The master control interrupt lied (SDE)!"
         * errors.
         */
	dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG);
	if (!hotplug_trigger) {
		u32 mask = PORTA_HOTPLUG_STATUS_MASK |
			PORTD_HOTPLUG_STATUS_MASK |
			PORTC_HOTPLUG_STATUS_MASK |
			PORTB_HOTPLUG_STATUS_MASK;
		dig_hotplug_reg &= ~mask;
	}

	I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg);
	if (!hotplug_trigger)
		return;

	intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger,
			   dig_hotplug_reg, hpd,
			   pch_port_hotplug_long_detect);

	intel_hpd_irq_handler(dev, pin_mask, long_mask);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
50
44.64%
3
20.00%
dave airlie
dave airlie
18
16.07%
1
6.67%
ville syrjala
ville syrjala
17
15.18%
2
13.33%
egbert eich
egbert eich
7
6.25%
1
6.67%
eric anholt
eric anholt
6
5.36%
1
6.67%
jesse barnes
jesse barnes
6
5.36%
3
20.00%
imre deak
imre deak
3
2.68%
1
6.67%
chris wilson
chris wilson
2
1.79%
1
6.67%
sonika jindal
sonika jindal
2
1.79%
1
6.67%
michel daenzer
michel daenzer
1
0.89%
1
6.67%
Total
112
100.00%
15
100.00%



static void ibx_irq_handler(struct drm_device *dev, u32 pch_iir)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	int pipe;
	u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK;

	ibx_hpd_irq_handler(dev, hotplug_trigger, hpd_ibx);

	if (pch_iir & SDE_AUDIO_POWER_MASK) {
		int port = ffs((pch_iir & SDE_AUDIO_POWER_MASK) >>
			       SDE_AUDIO_POWER_SHIFT);
		DRM_DEBUG_DRIVER("PCH audio power change on port %d\n",
				 port_name(port));
	}

	if (pch_iir & SDE_AUX_MASK)
		dp_aux_irq_handler(dev);

	if (pch_iir & SDE_GMBUS)
		gmbus_irq_handler(dev);

	if (pch_iir & SDE_AUDIO_HDCP_MASK)
		DRM_DEBUG_DRIVER("PCH HDCP audio interrupt\n");

	if (pch_iir & SDE_AUDIO_TRANS_MASK)
		DRM_DEBUG_DRIVER("PCH transcoder audio interrupt\n");

	if (pch_iir & SDE_POISON)
		DRM_ERROR("PCH poison interrupt\n");

	if (pch_iir & SDE_FDI_MASK)
		for_each_pipe(dev_priv, pipe)
			DRM_DEBUG_DRIVER("  pipe %c FDI IIR: 0x%08x\n",
					 pipe_name(pipe),
					 I915_READ(FDI_RX_IIR(pipe)));

	if (pch_iir & (SDE_TRANSB_CRC_DONE | SDE_TRANSA_CRC_DONE))
		DRM_DEBUG_DRIVER("PCH transcoder CRC done interrupt\n");

	if (pch_iir & (SDE_TRANSB_CRC_ERR | SDE_TRANSA_CRC_ERR))
		DRM_DEBUG_DRIVER("PCH transcoder CRC error interrupt\n");

	if (pch_iir & SDE_TRANSA_FIFO_UNDER)
		intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_A);

	if (pch_iir & SDE_TRANSB_FIFO_UNDER)
		intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_B);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
112
52.09%
1
8.33%
ville syrjala
ville syrjala
57
26.51%
2
16.67%
daniel vetter
daniel vetter
21
9.77%
5
41.67%
jesse barnes
jesse barnes
20
9.30%
1
8.33%
damien lespiau
damien lespiau
2
0.93%
1
8.33%
zou nan hai
zou nan hai
2
0.93%
1
8.33%
haihao xiang
haihao xiang
1
0.47%
1
8.33%
Total
215
100.00%
12
100.00%



static void ivb_err_int_handler(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 err_int = I915_READ(GEN7_ERR_INT);
	enum pipe pipe;

	if (err_int & ERR_INT_POISON)
		DRM_ERROR("Poison interrupt\n");

	for_each_pipe(dev_priv, pipe) {
		if (err_int & ERR_INT_FIFO_UNDERRUN(pipe))
			intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe);

		if (err_int & ERR_INT_PIPE_CRC_DONE(pipe)) {
			if (IS_IVYBRIDGE(dev))
				ivb_pipe_crc_irq_handler(dev, pipe);
			else
				hsw_pipe_crc_irq_handler(dev, pipe);
		}
	}

	I915_WRITE(GEN7_ERR_INT, err_int);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
64
59.81%
2
25.00%
daniel vetter
daniel vetter
25
23.36%
4
50.00%
shuang he
shuang he
16
14.95%
1
12.50%
damien lespiau
damien lespiau
2
1.87%
1
12.50%
Total
107
100.00%
8
100.00%



static void cpt_serr_int_handler(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 serr_int = I915_READ(SERR_INT);

	if (serr_int & SERR_INT_POISON)
		DRM_ERROR("PCH poison interrupt\n");

	if (serr_int & SERR_INT_TRANS_A_FIFO_UNDERRUN)
		intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_A);

	if (serr_int & SERR_INT_TRANS_B_FIFO_UNDERRUN)
		intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_B);

	if (serr_int & SERR_INT_TRANS_C_FIFO_UNDERRUN)
		intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_C);

	I915_WRITE(SERR_INT, serr_int);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
57
67.06%
2
40.00%
jesse barnes
jesse barnes
22
25.88%
1
20.00%
daniel vetter
daniel vetter
6
7.06%
2
40.00%
Total
85
100.00%
5
100.00%



static void cpt_irq_handler(struct drm_device *dev, u32 pch_iir)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	int pipe;
	u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK_CPT;

	ibx_hpd_irq_handler(dev, hotplug_trigger, hpd_cpt);

	if (pch_iir & SDE_AUDIO_POWER_MASK_CPT) {
		int port = ffs((pch_iir & SDE_AUDIO_POWER_MASK_CPT) >>
			       SDE_AUDIO_POWER_SHIFT_CPT);
		DRM_DEBUG_DRIVER("PCH audio power change on port %c\n",
				 port_name(port));
	}

	if (pch_iir & SDE_AUX_MASK_CPT)
		dp_aux_irq_handler(dev);

	if (pch_iir & SDE_GMBUS_CPT)
		gmbus_irq_handler(dev);

	if (pch_iir & SDE_AUDIO_CP_REQ_CPT)
		DRM_DEBUG_DRIVER("Audio CP request interrupt\n");

	if (pch_iir & SDE_AUDIO_CP_CHG_CPT)
		DRM_DEBUG_DRIVER("Audio CP change interrupt\n");

	if (pch_iir & SDE_FDI_MASK_CPT)
		for_each_pipe(dev_priv, pipe)
			DRM_DEBUG_DRIVER("  pipe %c FDI IIR: 0x%08x\n",
					 pipe_name(pipe),
					 I915_READ(FDI_RX_IIR(pipe)));

	if (pch_iir & SDE_ERROR_CPT)
		cpt_serr_int_handler(dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
adam jackson
adam jackson
106
66.67%
1
7.69%
ville syrjala
ville syrjala
20
12.58%
3
23.08%
paulo zanoni
paulo zanoni
11
6.92%
1
7.69%
daniel vetter
daniel vetter
9
5.66%
3
23.08%
egbert eich
egbert eich
6
3.77%
1
7.69%
jani nikula
jani nikula
4
2.52%
2
15.38%
damien lespiau
damien lespiau
2
1.26%
1
7.69%
dave airlie
dave airlie
1
0.63%
1
7.69%
Total
159
100.00%
13
100.00%



static void spt_irq_handler(struct drm_device *dev, u32 pch_iir)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK_SPT &
		~SDE_PORTE_HOTPLUG_SPT;
	u32 hotplug2_trigger = pch_iir & SDE_PORTE_HOTPLUG_SPT;
	u32 pin_mask = 0, long_mask = 0;

	if (hotplug_trigger) {
		u32 dig_hotplug_reg;

		dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG);
		I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg);

		intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger,
				   dig_hotplug_reg, hpd_spt,
				   spt_port_hotplug_long_detect);
	}

	if (hotplug2_trigger) {
		u32 dig_hotplug_reg;

		dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG2);
		I915_WRITE(PCH_PORT_HOTPLUG2, dig_hotplug_reg);

		intel_get_hpd_pins(&pin_mask, &long_mask, hotplug2_trigger,
				   dig_hotplug_reg, hpd_spt,
				   spt_port_hotplug2_long_detect);
	}

	if (pin_mask)
		intel_hpd_irq_handler(dev, pin_mask, long_mask);

	if (pch_iir & SDE_GMBUS_CPT)
		gmbus_irq_handler(dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
153
100.00%
2
100.00%
Total
153
100.00%
2
100.00%



static void ilk_hpd_irq_handler(struct drm_device *dev, u32 hotplug_trigger,
				const u32 hpd[HPD_NUM_PINS])
{
	struct drm_i915_private *dev_priv = to_i915(dev);
	u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0;

	dig_hotplug_reg = I915_READ(DIGITAL_PORT_HOTPLUG_CNTRL);
	I915_WRITE(DIGITAL_PORT_HOTPLUG_CNTRL, dig_hotplug_reg);

	intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger,
			   dig_hotplug_reg, hpd,
			   ilk_port_hotplug_long_detect);

	intel_hpd_irq_handler(dev, pin_mask, long_mask);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
64
78.05%
2
50.00%
paulo zanoni
paulo zanoni
17
20.73%
1
25.00%
daniel vetter
daniel vetter
1
1.22%
1
25.00%
Total
82
100.00%
4
100.00%



static void ilk_display_irq_handler(struct drm_device *dev, u32 de_iir)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	enum pipe pipe;
	u32 hotplug_trigger = de_iir & DE_DP_A_HOTPLUG;

	if (hotplug_trigger)
		ilk_hpd_irq_handler(dev, hotplug_trigger, hpd_ilk);

	if (de_iir & DE_AUX_CHANNEL_A)
		dp_aux_irq_handler(dev);

	if (de_iir & DE_GSE)
		intel_opregion_asle_intr(dev);

	if (de_iir & DE_POISON)
		DRM_ERROR("Poison interrupt\n");

	for_each_pipe(dev_priv, pipe) {
		if (de_iir & DE_PIPE_VBLANK(pipe) &&
		    intel_pipe_handle_vblank(dev, pipe))
			intel_check_page_flip(dev, pipe);

		if (de_iir & DE_PIPE_FIFO_UNDERRUN(pipe))
			intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe);

		if (de_iir & DE_PIPE_CRC_DONE(pipe))
			i9xx_pipe_crc_irq_handler(dev, pipe);

		/* plane/pipes map 1:1 on ilk+ */
		if (de_iir & DE_PLANE_FLIP_DONE(pipe)) {
			intel_prepare_page_flip(dev, pipe);
			intel_finish_page_flip_plane(dev, pipe);
		}
	}

	/* check event from PCH */
	if (de_iir & DE_PCH_EVENT) {
		u32 pch_iir = I915_READ(SDEIIR);

		if (HAS_PCH_CPT(dev))
			cpt_irq_handler(dev, pch_iir);
		else
			ibx_irq_handler(dev, pch_iir);

		/* should clear PCH hotplug event before clear CPU irq */
		I915_WRITE(SDEIIR, pch_iir);
	}

	if (IS_GEN5(dev) && de_iir & DE_PCU_EVENT)
		ironlake_rps_change_irq_handler(dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
135
58.19%
1
10.00%
ville syrjala
ville syrjala
47
20.26%
2
20.00%
daniel vetter
daniel vetter
40
17.24%
5
50.00%
chris wilson
chris wilson
8
3.45%
1
10.00%
damien lespiau
damien lespiau
2
0.86%
1
10.00%
Total
232
100.00%
10
100.00%



static void ivb_display_irq_handler(struct drm_device *dev, u32 de_iir)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	enum pipe pipe;
	u32 hotplug_trigger = de_iir & DE_DP_A_HOTPLUG_IVB;

	if (hotplug_trigger)
		ilk_hpd_irq_handler(dev, hotplug_trigger, hpd_ivb);

	if (de_iir & DE_ERR_INT_IVB)
		ivb_err_int_handler(dev);

	if (de_iir & DE_AUX_CHANNEL_A_IVB)
		dp_aux_irq_handler(dev);

	if (de_iir & DE_GSE_IVB)
		intel_opregion_asle_intr(dev);

	for_each_pipe(dev_priv, pipe) {
		if (de_iir & (DE_PIPE_VBLANK_IVB(pipe)) &&
		    intel_pipe_handle_vblank(dev, pipe))
			intel_check_page_flip(dev, pipe);

		/* plane/pipes map 1:1 on ilk+ */
		if (de_iir & DE_PLANE_FLIP_DONE_IVB(pipe)) {
			intel_prepare_page_flip(dev, pipe);
			intel_finish_page_flip_plane(dev, pipe);
		}
	}

	/* check event from PCH */
	if (!HAS_PCH_NOP(dev) && (de_iir & DE_PCH_EVENT_IVB)) {
		u32 pch_iir = I915_READ(SDEIIR);

		cpt_irq_handler(dev, pch_iir);

		/* clear PCH hotplug event before clear CPU irq */
		I915_WRITE(SDEIIR, pch_iir);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
129
72.07%
1
11.11%
ville syrjala
ville syrjala
21
11.73%
3
33.33%
daniel vetter
daniel vetter
12
6.70%
2
22.22%
damien lespiau
damien lespiau
9
5.03%
2
22.22%
chris wilson
chris wilson
8
4.47%
1
11.11%
Total
179
100.00%
9
100.00%

/*
 * To handle irqs with the minimum potential races with fresh interrupts, we:
 * 1 - Disable Master Interrupt Control.
 * 2 - Find the source(s) of the interrupt.
 * 3 - Clear the Interrupt Identity bits (IIR).
 * 4 - Process the interrupt(s) that had bits set in the IIRs.
 * 5 - Re-enable Master Interrupt Control.
 */


static irqreturn_t ironlake_irq_handler(int irq, void *arg)
{
	struct drm_device *dev = arg;
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 de_iir, gt_iir, de_ier, sde_ier = 0;
	irqreturn_t ret = IRQ_NONE;

	if (!intel_irqs_enabled(dev_priv))
		return IRQ_NONE;

	/* IRQs are synced during runtime_suspend, we don't require a wakeref */
	disable_rpm_wakeref_asserts(dev_priv);

	/* disable master interrupt before clearing iir  */
	de_ier = I915_READ(DEIER);
	I915_WRITE(DEIER, de_ier & ~DE_MASTER_IRQ_CONTROL);
	POSTING_READ(DEIER);

	/* Disable south interrupts. We'll only write to SDEIIR once, so further
         * interrupts will will be stored on its back queue, and then we'll be
         * able to process them after we restore SDEIER (as soon as we restore
         * it, we'll get an interrupt if SDEIIR still has something to process
         * due to its back queue). */
	if (!HAS_PCH_NOP(dev)) {
		sde_ier = I915_READ(SDEIER);
		I915_WRITE(SDEIER, 0);
		POSTING_READ(SDEIER);
	}

	/* Find, clear, then process each source of interrupt */

	gt_iir = I915_READ(GTIIR);
	if (gt_iir) {
		I915_WRITE(GTIIR, gt_iir);
		ret = IRQ_HANDLED;
		if (INTEL_INFO(dev)->gen >= 6)
			snb_gt_irq_handler(dev_priv, gt_iir);
		else
			ilk_gt_irq_handler(dev_priv, gt_iir);
	}

	de_iir = I915_READ(DEIIR);
	if (de_iir) {
		I915_WRITE(DEIIR, de_iir);
		ret = IRQ_HANDLED;
		if (INTEL_INFO(dev)->gen >= 7)
			ivb_display_irq_handler(dev, de_iir);
		else
			ilk_display_irq_handler(dev, de_iir);
	}

	if (INTEL_INFO(dev)->gen >= 6) {
		u32 pm_iir = I915_READ(GEN6_PMIIR);
		if (pm_iir) {
			I915_WRITE(GEN6_PMIIR, pm_iir);
			ret = IRQ_HANDLED;
			gen6_rps_irq_handler(dev_priv, pm_iir);
		}
	}

	I915_WRITE(DEIER, de_ier);
	POSTING_READ(DEIER);
	if (!HAS_PCH_NOP(dev)) {
		I915_WRITE(SDEIER, sde_ier);
		POSTING_READ(SDEIER);
	}

	/* IRQs are synced during runtime_suspend, we don't require a wakeref */
	enable_rpm_wakeref_asserts(dev_priv);

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
95
31.25%
5
17.86%
jesse barnes
jesse barnes
46
15.13%
2
7.14%
chris wilson
chris wilson
34
11.18%
5
17.86%
oscar mateo
oscar mateo
30
9.87%
1
3.57%
ben widawsky
ben widawsky
29
9.54%
2
7.14%
imre deak
imre deak
23
7.57%
2
7.14%
zou nan hai
zou nan hai
15
4.93%
3
10.71%
zhenyu wang
zhenyu wang
14
4.61%
2
7.14%
daniel vetter
daniel vetter
6
1.97%
1
3.57%
yakui zhao
yakui zhao
4
1.32%
1
3.57%
li peng
li peng
3
0.99%
1
3.57%
jani nikula
jani nikula
2
0.66%
1
3.57%
eric anholt
eric anholt
2
0.66%
1
3.57%
michel daenzer
michel daenzer
1
0.33%
1
3.57%
Total
304
100.00%
28
100.00%



static void bxt_hpd_irq_handler(struct drm_device *dev, u32 hotplug_trigger,
				const u32 hpd[HPD_NUM_PINS])
{
	struct drm_i915_private *dev_priv = to_i915(dev);
	u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0;

	dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG);
	I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg);

	intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger,
			   dig_hotplug_reg, hpd,
			   bxt_port_hotplug_long_detect);

	intel_hpd_irq_handler(dev, pin_mask, long_mask);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
shashank sharma
shashank sharma
29
35.37%
1
9.09%
ville syrjala
ville syrjala
25
30.49%
4
36.36%
jani nikula
jani nikula
21
25.61%
2
18.18%
imre deak
imre deak
3
3.66%
2
18.18%
paulo zanoni
paulo zanoni
3
3.66%
1
9.09%
ben widawsky
ben widawsky
1
1.22%
1
9.09%
Total
82
100.00%
11
100.00%


static irqreturn_t

gen8_de_irq_handler(struct drm_i915_private *dev_priv, u32 master_ctl)
{
	struct drm_device *dev = dev_priv->dev;
	irqreturn_t ret = IRQ_NONE;
	u32 iir;
	enum pipe pipe;

	if (master_ctl & GEN8_DE_MISC_IRQ) {
		iir = I915_READ(GEN8_DE_MISC_IIR);
		if (iir) {
			I915_WRITE(GEN8_DE_MISC_IIR, iir);
			ret = IRQ_HANDLED;
			if (iir & GEN8_DE_MISC_GSE)
				intel_opregion_asle_intr(dev);
			else
				DRM_ERROR("Unexpected DE Misc interrupt\n");
		}
		else
			DRM_ERROR("The master control interrupt lied (DE MISC)!\n");
	}

	if (master_ctl & GEN8_DE_PORT_IRQ) {
		iir = I915_READ(GEN8_DE_PORT_IIR);
		if (iir) {
			u32 tmp_mask;
			bool found = false;

			I915_WRITE(GEN8_DE_PORT_IIR, iir);
			ret = IRQ_HANDLED;

			tmp_mask = GEN8_AUX_CHANNEL_A;
			if (INTEL_INFO(dev_priv)->gen >= 9)
				tmp_mask |= GEN9_AUX_CHANNEL_B |
					    GEN9_AUX_CHANNEL_C |
					    GEN9_AUX_CHANNEL_D;

			if (iir & tmp_mask) {
				dp_aux_irq_handler(dev);
				found = true;
			}

			if (IS_BROXTON(dev_priv)) {
				tmp_mask = iir & BXT_DE_PORT_HOTPLUG_MASK;
				if (tmp_mask) {
					bxt_hpd_irq_handler(dev, tmp_mask, hpd_bxt);
					found = true;
				}
			} else if (IS_BROADWELL(dev_priv)) {
				tmp_mask = iir & GEN8_PORT_DP_A_HOTPLUG;
				if (tmp_mask) {
					ilk_hpd_irq_handler(dev, tmp_mask, hpd_bdw);
					found = true;
				}
			}

			if (IS_BROXTON(dev) && (iir & BXT_DE_PORT_GMBUS)) {
				gmbus_irq_handler(dev);
				found = true;
			}

			if (!found)
				DRM_ERROR("Unexpected DE Port interrupt\n");
		}
		else
			DRM_ERROR("The master control interrupt lied (DE PORT)!\n");
	}

	for_each_pipe(dev_priv, pipe) {
		u32 flip_done, fault_errors;

		if (!(master_ctl & GEN8_DE_PIPE_IRQ(pipe)))
			continue;

		iir = I915_READ(GEN8_DE_PIPE_IIR(pipe));
		if (!iir) {
			DRM_ERROR("The master control interrupt lied (DE PIPE)!\n");
			continue;
		}

		ret = IRQ_HANDLED;
		I915_WRITE(GEN8_DE_PIPE_IIR(pipe), iir);

		if (iir & GEN8_PIPE_VBLANK &&
		    intel_pipe_handle_vblank(dev, pipe))
			intel_check_page_flip(dev, pipe);

		flip_done = iir;
		if (INTEL_INFO(dev_priv)->gen >= 9)
			flip_done &= GEN9_PIPE_PLANE1_FLIP_DONE;
		else
			flip_done &= GEN8_PIPE_PRIMARY_FLIP_DONE;

		if (flip_done) {
			intel_prepare_page_flip(dev, pipe);
			intel_finish_page_flip_plane(dev, pipe);
		}

		if (iir & GEN8_PIPE_CDCLK_CRC_DONE)
			hsw_pipe_crc_irq_handler(dev, pipe);

		if (iir & GEN8_PIPE_FIFO_UNDERRUN)
			intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe);

		fault_errors = iir;
		if (INTEL_INFO(dev_priv)->gen >= 9)
			fault_errors &= GEN9_DE_PIPE_IRQ_FAULT_ERRORS;
		else
			fault_errors &= GEN8_DE_PIPE_IRQ_FAULT_ERRORS;

		if (fault_errors)
			DRM_ERROR("Fault errors on pipe %c\n: 0x%08x",
				  pipe_name(pipe),
				  fault_errors);
	}

	if (HAS_PCH_SPLIT(dev) && !HAS_PCH_NOP(dev) &&
	    master_ctl & GEN8_DE_PCH_IRQ) {
		/*
                 * FIXME(BDW): Assume for now that the new interrupt handling
                 * scheme also closed the SDE interrupt handling race we've seen
                 * on older pch-split platforms. But this needs testing.
                 */
		iir = I915_READ(SDEIIR);
		if (iir) {
			I915_WRITE(SDEIIR, iir);
			ret = IRQ_HANDLED;

			if (HAS_PCH_SPT(dev_priv) || HAS_PCH_KBP(dev_priv))
				spt_irq_handler(dev, iir);
			else
				cpt_irq_handler(dev, iir);
		} else {
			/*
                         * Like on previous PCH there seems to be something
                         * fishy going on with forwarding PCH interrupts.
                         */
			DRM_DEBUG_DRIVER("The master control interrupt lied (SDE)!\n");
		}
	}

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
tvrtko ursulin
tvrtko ursulin
126
22.70%
2
4.44%
daniel vetter
daniel vetter
70
12.61%
11
24.44%
jesse barnes
jesse barnes
64
11.53%
6
13.33%
shashank sharma
shashank sharma
57
10.27%
3
6.67%
oscar mateo
oscar mateo
55
9.91%
1
2.22%
ben widawsky
ben widawsky
45
8.11%
3
6.67%
ville syrjala
ville syrjala
40
7.21%
4
8.89%
damien lespiau
damien lespiau
30
5.41%
3
6.67%
simon farnsworth
simon farnsworth
22
3.96%
1
2.22%
rodrigo vivi
rodrigo vivi
17
3.06%
2
4.44%
chris wilson
chris wilson
15
2.70%
2
4.44%
eric anholt
eric anholt
5
0.90%
3
6.67%
keith packard
keith packard
4
0.72%
2
4.44%
jani nikula
jani nikula
4
0.72%
1
2.22%
dave airlie
dave airlie
1
0.18%
1
2.22%
Total
555
100.00%
45
100.00%



static irqreturn_t gen8_irq_handler(int irq, void *arg)
{
	struct drm_device *dev = arg;
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 master_ctl;
	u32 gt_iir[4] = {};
	irqreturn_t ret;

	if (!intel_irqs_enabled(dev_priv))
		return IRQ_NONE;

	master_ctl = I915_READ_FW(GEN8_MASTER_IRQ);
	master_ctl &= ~GEN8_MASTER_IRQ_CONTROL;
	if (!master_ctl)
		return IRQ_NONE;

	I915_WRITE_FW(GEN8_MASTER_IRQ, 0);

	/* IRQs are synced during runtime_suspend, we don't require a wakeref */
	disable_rpm_wakeref_asserts(dev_priv);

	/* Find, clear, then process each source of interrupt */
	ret = gen8_gt_irq_ack(dev_priv, master_ctl, gt_iir);
	gen8_gt_irq_handler(dev_priv, gt_iir);
	ret |= gen8_de_irq_handler(dev_priv, master_ctl);

	I915_WRITE_FW(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL);
	POSTING_READ_FW(GEN8_MASTER_IRQ);

	enable_rpm_wakeref_asserts(dev_priv);

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
tvrtko ursulin
tvrtko ursulin
96
71.11%
1
16.67%
ville syrjala
ville syrjala
18
13.33%
1
16.67%
jesse barnes
jesse barnes
8
5.93%
1
16.67%
ben widawsky
ben widawsky
6
4.44%
1
16.67%
imre deak
imre deak
5
3.70%
1
16.67%
chris wilson
chris wilson
2
1.48%
1
16.67%
Total
135
100.00%
6
100.00%



static void i915_error_wake_up(struct drm_i915_private *dev_priv,
			       bool reset_completed)
{
	struct intel_engine_cs *engine;

	/*
         * Notify all waiters for GPU completion events that reset state has
         * been changed, and that they need to restart their wait after
         * checking for potential errors (and bail out to drop locks if there is
         * a gpu reset pending so that i915_error_work_func can acquire them).
         */

	/* Wake up __wait_seqno, potentially holding dev->struct_mutex. */
	for_each_engine(engine, dev_priv)
		wake_up_all(&engine->irq_queue);

	/* Wake up intel_crtc_wait_for_pending_flips, holding crtc->mutex. */
	wake_up_all(&dev_priv->pending_flip_queue);

	/*
         * Signal tasks blocked in i915_gem_wait_for_error that the pending
         * reset state is cleared.
         */
	if (reset_completed)
		wake_up_all(&dev_priv->gpu_error.reset_queue);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
19
32.20%
1
6.67%
jesse barnes
jesse barnes
8
13.56%
2
13.33%
eric anholt
eric anholt
6
10.17%
2
13.33%
zou nan hai
zou nan hai
5
8.47%
1
6.67%
dave airlie
dave airlie
5
8.47%
2
13.33%
ben widawsky
ben widawsky
5
8.47%
1
6.67%
tvrtko ursulin
tvrtko ursulin
4
6.78%
2
13.33%
kristian hogsberg
kristian hogsberg
4
6.78%
1
6.67%
chris wilson
chris wilson
2
3.39%
2
13.33%
oscar mateo
oscar mateo
1
1.69%
1
6.67%
Total
59
100.00%
15
100.00%

/**
 * i915_reset_and_wakeup - do process context error handling work
 * @dev: drm device
 *
 * Fire an error uevent so userspace can see that a hang or error
 * was detected.
 */


static void i915_reset_and_wakeup(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = to_i915(dev);
	char *error_event[] = { I915_ERROR_UEVENT "=1", NULL };
	char *reset_event[] = { I915_RESET_UEVENT "=1", NULL };
	char *reset_done_event[] = { I915_ERROR_UEVENT "=0", NULL };
	int ret;

	kobject_uevent_env(&dev->primary->kdev->kobj, KOBJ_CHANGE, error_event);

	/*
         * Note that there's only one work item which does gpu resets, so we
         * need not worry about concurrent gpu resets potentially incrementing
         * error->reset_counter twice. We only need to take care of another
         * racing irq/hangcheck declaring the gpu dead for a second time. A
         * quick check for that is good enough: schedule_work ensures the
         * correct ordering between hang detection and this work item, and since
         * the reset in-progress bit is only ever set by code outside of this
         * work we don't need to worry about any other races.
         */
	if (i915_reset_in_progress(&dev_priv->gpu_error)) {
		DRM_DEBUG_DRIVER("resetting chip\n");
		kobject_uevent_env(&dev->primary->kdev->kobj, KOBJ_CHANGE,
				   reset_event);

		/*
                 * In most cases it's guaranteed that we get here with an RPM
                 * reference held, for example because there is a pending GPU
                 * request that won't finish until the reset is done. This
                 * isn't the case at least when we get here by doing a
                 * simulated reset via debugs, so get an RPM reference.
                 */
		intel_runtime_pm_get(dev_priv);

		intel_prepare_reset(dev);

		/*
                 * All state reset _must_ be completed before we update the
                 * reset counter, for otherwise waiters might miss the reset
                 * pending state and not properly drop locks, resulting in
                 * deadlocks with the reset work.
                 */
		ret = i915_reset(dev);

		intel_finish_reset(dev);

		intel_runtime_pm_put(dev_priv);

		if (ret == 0)
			kobject_uevent_env(&dev->primary->kdev->kobj,
					   KOBJ_CHANGE, reset_done_event);

		/*
                 * Note: The wake_up also serves as a memory barrier so that
                 * waiters see the update value of the reset counter atomic_t.
                 */
		i915_error_wake_up(dev_priv, true);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
91
53.85%
2
8.70%
chris wilson
chris wilson
17
10.06%
3
13.04%
daniel vetter
daniel vetter
13
7.69%
4
17.39%
imre deak
imre deak
11
6.51%
1
4.35%
ben widawsky
ben widawsky
8
4.73%
2
8.70%
ville syrjala
ville syrjala
6
3.55%
1
4.35%
eric anholt
eric anholt
5
2.96%
3
13.04%
mika kuoppala
mika kuoppala
5
2.96%
1
4.35%
kristian hogsberg
kristian hogsberg
5
2.96%
1
4.35%
dave airlie
dave airlie
3
1.78%
1
4.35%
keith packard
keith packard
2
1.18%
1
4.35%
zou nan hai
zou nan hai
1
0.59%
1
4.35%
simon farnsworth
simon farnsworth
1
0.59%
1
4.35%
jani nikula
jani nikula
1
0.59%
1
4.35%
Total
169
100.00%
23
100.00%



static void i915_report_and_clear_eir(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	uint32_t instdone[I915_NUM_INSTDONE_REG];
	u32 eir = I915_READ(EIR);
	int pipe, i;

	if (!eir)
		return;

	pr_err("render error detected, EIR: 0x%08x\n", eir);

	i915_get_extra_instdone(dev, instdone);

	if (IS_G4X(dev)) {
		if (eir & (GM45_ERROR_MEM_PRIV | GM45_ERROR_CP_PRIV)) {
			u32 ipeir = I915_READ(IPEIR_I965);

			pr_err("  IPEIR: 0x%08x\n", I915_READ(IPEIR_I965));
			pr_err("  IPEHR: 0x%08x\n", I915_READ(IPEHR_I965));
			for (i = 0; i < ARRAY_SIZE(instdone); i++)
				pr_err("  INSTDONE_%d: 0x%08x\n", i, instdone[i]);
			pr_err("  INSTPS: 0x%08x\n", I915_READ(INSTPS));
			pr_err("  ACTHD: 0x%08x\n", I915_READ(ACTHD_I965));
			I915_WRITE(IPEIR_I965, ipeir);
			POSTING_READ(IPEIR_I965);
		}
		if (eir & GM45_ERROR_PAGE_TABLE) {
			u32 pgtbl_err = I915_READ(PGTBL_ER);
			pr_err("page table error\n");
			pr_err("  PGTBL_ER: 0x%08x\n", pgtbl_err);
			I915_WRITE(PGTBL_ER, pgtbl_err);
			POSTING_READ(PGTBL_ER);
		}
	}

	if (!IS_GEN2(dev)) {
		if (eir & I915_ERROR_PAGE_TABLE) {
			u32 pgtbl_err = I915_READ(PGTBL_ER);
			pr_err("page table error\n");
			pr_err("  PGTBL_ER: 0x%08x\n", pgtbl_err);
			I915_WRITE(PGTBL_ER, pgtbl_err);
			POSTING_READ(PGTBL_ER);
		}
	}

	if (eir & I915_ERROR_MEMORY_REFRESH) {
		pr_err("memory refresh error:\n");
		for_each_pipe(dev_priv, pipe)
			pr_err("pipe %c stat: 0x%08x\n",
			       pipe_name(pipe), I915_READ(PIPESTAT(pipe)));
		/* pipestat has already been acked */
	}
	if (eir & I915_ERROR_INSTRUCTION) {
		pr_err("instruction error\n");
		pr_err("  INSTPM: 0x%08x\n", I915_READ(INSTPM));
		for (i = 0; i < ARRAY_SIZE(instdone); i++)
			pr_err("  INSTDONE_%d: 0x%08x\n", i, instdone[i]);
		if (INTEL_INFO(dev)->gen < 4) {
			u32 ipeir = I915_READ(IPEIR);

			pr_err("  IPEIR: 0x%08x\n", I915_READ(IPEIR));
			pr_err("  IPEHR: 0x%08x\n", I915_READ(IPEHR));
			pr_err("  ACTHD: 0x%08x\n", I915_READ(ACTHD));
			I915_WRITE(IPEIR, ipeir);
			POSTING_READ(IPEIR);
		} else {
			u32 ipeir = I915_READ(IPEIR_I965);

			pr_err("  IPEIR: 0x%08x\n", I915_READ(IPEIR_I965));
			pr_err("  IPEHR: 0x%08x\n", I915_READ(IPEHR_I965));
			pr_err("  INSTPS: 0x%08x\n", I915_READ(INSTPS));
			pr_err("  ACTHD: 0x%08x\n", I915_READ(ACTHD_I965));
			I915_WRITE(IPEIR_I965, ipeir);
			POSTING_READ(IPEIR_I965);
		}
	}

	I915_WRITE(EIR, eir);
	POSTING_READ(EIR);
	eir = I915_READ(EIR);
	if (eir) {
		/*
                 * some errors might have become stuck,
                 * mask them.
                 */
		DRM_ERROR("EIR stuck: 0x%08x, masking\n", eir);
		I915_WRITE(EMR, I915_READ(EMR) | eir);
		I915_WRITE(IIR, I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
372
70.86%
6
20.00%
ben widawsky
ben widawsky
53
10.10%
3
10.00%
chris wilson
chris wilson
31
5.90%
4
13.33%
eric anholt
eric anholt
19
3.62%
2
6.67%
dave airlie
dave airlie
12
2.29%
4
13.33%
michel daenzer
michel daenzer
10
1.90%
2
6.67%
simon farnsworth
simon farnsworth
7
1.33%
1
3.33%
paulo zanoni
paulo zanoni
5
0.95%
1
3.33%
daniel vetter
daniel vetter
5
0.95%
1
3.33%
zou nan hai
zou nan hai
3
0.57%
2
6.67%
kristian hogsberg
kristian hogsberg
3
0.57%
1
3.33%
damien lespiau
damien lespiau
2
0.38%
1
3.33%
armin c reese
armin c reese
2
0.38%
1
3.33%
ben gamari
ben gamari
1
0.19%
1
3.33%
Total
525
100.00%
30
100.00%

/**
 * i915_handle_error - handle a gpu error
 * @dev: drm device
 * @engine_mask: mask representing engines that are hung
 * Do some basic checking of register state at error time and
 * dump it to the syslog.  Also call i915_capture_error_state() to make
 * sure we get a record and make it available in debugfs.  Fire a uevent
 * so userspace knows something bad happened (should trigger collection
 * of a ring dump etc.).
 */


void i915_handle_error(struct drm_device *dev, u32 engine_mask,
		       const char *fmt, ...)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	va_list args;
	char error_msg[80];

	va_start(args, fmt);
	vscnprintf(error_msg, sizeof(error_msg), fmt, args);
	va_end(args);

	i915_capture_error_state(dev, engine_mask, error_msg);
	i915_report_and_clear_eir(dev);

	if (engine_mask) {
		atomic_or(I915_RESET_IN_PROGRESS_FLAG,
				&dev_priv->gpu_error.reset_counter);

		/*
                 * Wakeup waiting processes so that the reset function
                 * i915_reset_and_wakeup doesn't deadlock trying to grab
                 * various locks. By bumping the reset counter first, the woken
                 * processes will see a reset in progress and back off,
                 * releasing their locks and then wait for the reset completion.
                 * We must do this for _all_ gpu waiters that might hold locks
                 * that the reset work needs to acquire.
                 *
                 * Note: The wake_up serves as the required memory barrier to
                 * ensure that the waiters see the updated value of the reset
                 * counter atomic_t.
                 */
		i915_error_wake_up(dev_priv, false);
	}

	i915_reset_and_wakeup(dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
mika kuoppala
mika kuoppala
48
44.04%
2
15.38%
jesse barnes
jesse barnes
39
35.78%
1
7.69%
chris wilson
chris wilson
7
6.42%
2
15.38%
daniel vetter
daniel vetter
6
5.50%
4
30.77%
arun siluvery
arun siluvery
4
3.67%
1
7.69%
paulo zanoni
paulo zanoni
3
2.75%
1
7.69%
eric anholt
eric anholt
1
0.92%
1
7.69%
peter zijlstra
peter zijlstra
1
0.92%
1
7.69%
Total
109
100.00%
13
100.00%

/* Called from drm generic code, passed 'crtc' which
 * we use as a pipe index
 */


static int i915_enable_vblank(struct drm_device *dev, unsigned int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	unsigned long irqflags;

	spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
	if (INTEL_INFO(dev)->gen >= 4)
		i915_enable_pipestat(dev_priv, pipe,
				     PIPE_START_VBLANK_INTERRUPT_STATUS);
	else
		i915_enable_pipestat(dev_priv, pipe,
				     PIPE_VBLANK_INTERRUPT_STATUS);
	spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
39
48.15%
1
12.50%
chris wilson
chris wilson
35
43.21%
3
37.50%
imre deak
imre deak
2
2.47%
1
12.50%
jani nikula
jani nikula
2
2.47%
1
12.50%
eric anholt
eric anholt
2
2.47%
1
12.50%
thierry reding
thierry reding
1
1.23%
1
12.50%
Total
81
100.00%
8
100.00%



static int ironlake_enable_vblank(struct drm_device *dev, unsigned int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	unsigned long irqflags;
	uint32_t bit = (INTEL_INFO(dev)->gen >= 7) ? DE_PIPE_VBLANK_IVB(pipe) :
						     DE_PIPE_VBLANK(pipe);

	spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
	ilk_enable_display_irq(dev_priv, bit);
	spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
42
51.22%
4
28.57%
jesse barnes
jesse barnes
16
19.51%
1
7.14%
paulo zanoni
paulo zanoni
13
15.85%
1
7.14%
daniel vetter
daniel vetter
4
4.88%
2
14.29%
mika kuoppala
mika kuoppala
3
3.66%
3
21.43%
jani nikula
jani nikula
2
2.44%
1
7.14%
thierry reding
thierry reding
1
1.22%
1
7.14%
ville syrjala
ville syrjala
1
1.22%
1
7.14%
Total
82
100.00%
14
100.00%



static int valleyview_enable_vblank(struct drm_device *dev, unsigned int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	unsigned long irqflags;

	spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
	i915_enable_pipestat(dev_priv, pipe,
			     PIPE_START_VBLANK_INTERRUPT_STATUS);
	spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
34
56.67%
2
16.67%
chris wilson
chris wilson
15
25.00%
5
41.67%
mika kuoppala
mika kuoppala
5
8.33%
1
8.33%
daniel vetter
daniel vetter
2
3.33%
1
8.33%
jani nikula
jani nikula
2
3.33%
1
8.33%
thierry reding
thierry reding
1
1.67%
1
8.33%
imre deak
imre deak
1
1.67%
1
8.33%
Total
60
100.00%
12
100.00%



static int gen8_enable_vblank(struct drm_device *dev, unsigned int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	unsigned long irqflags;

	spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
	bdw_enable_pipe_irq(dev_priv, pipe, GEN8_PIPE_VBLANK);
	spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ben widawsky
ben widawsky
38
63.33%
1
7.69%
chris wilson
chris wilson
6
10.00%
5
38.46%
jesse barnes
jesse barnes
6
10.00%
1
7.69%
mika kuoppala
mika kuoppala
4
6.67%
3
23.08%
ville syrjala
ville syrjala
4
6.67%
1
7.69%
thierry reding
thierry reding
1
1.67%
1
7.69%
daniel vetter
daniel vetter
1
1.67%
1
7.69%
Total
60
100.00%
13
100.00%

/* Called from drm generic code, passed 'crtc' which
 * we use as a pipe index
 */


static void i915_disable_vblank(struct drm_device *dev, unsigned int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	unsigned long irqflags;

	spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
	i915_disable_pipestat(dev_priv, pipe,
			      PIPE_VBLANK_INTERRUPT_STATUS |
			      PIPE_START_VBLANK_INTERRUPT_STATUS);
	spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
41
69.49%
1
10.00%
chris wilson
chris wilson
6
10.17%
2
20.00%
mika kuoppala
mika kuoppala
6
10.17%
3
30.00%
imre deak
imre deak
2
3.39%
1
10.00%
jani nikula
jani nikula
2
3.39%
1
10.00%
thierry reding
thierry reding
1
1.69%
1
10.00%
damien lespiau
damien lespiau
1
1.69%
1
10.00%
Total
59
100.00%
10
100.00%



static void ironlake_disable_vblank(struct drm_device *dev, unsigned int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	unsigned long irqflags;
	uint32_t bit = (INTEL_INFO(dev)->gen >= 7) ? DE_PIPE_VBLANK_IVB(pipe) :
						     DE_PIPE_VBLANK(pipe);

	spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
	ilk_disable_display_irq(dev_priv, bit);
	spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
46
58.23%
1
9.09%
paulo zanoni
paulo zanoni
14
17.72%
1
9.09%
chris wilson
chris wilson
9
11.39%
3
27.27%
mika kuoppala
mika kuoppala
5
6.33%
2
18.18%
jani nikula
jani nikula
2
2.53%
1
9.09%
ville syrjala
ville syrjala
1
1.27%
1
9.09%
daniel vetter
daniel vetter
1
1.27%
1
9.09%
thierry reding
thierry reding
1
1.27%
1
9.09%
Total
79
100.00%
11
100.00%



static void valleyview_disable_vblank(struct drm_device *dev, unsigned int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	unsigned long irqflags;

	spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
	i915_disable_pipestat(dev_priv, pipe,
			      PIPE_START_VBLANK_INTERRUPT_STATUS);
	spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
39
68.42%
2
22.22%
chris wilson
chris wilson
8
14.04%
2
22.22%
daniel vetter
daniel vetter
4
7.02%
1
11.11%
jani nikula
jani nikula
2
3.51%
1
11.11%
mika kuoppala
mika kuoppala
2
3.51%
1
11.11%
imre deak
imre deak
1
1.75%
1
11.11%
thierry reding
thierry reding
1
1.75%
1
11.11%
Total
57
100.00%
9
100.00%



static void gen8_disable_vblank(struct drm_device *dev, unsigned int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	unsigned long irqflags;

	spin_lock_irqsave(&dev_priv->irq_lock, irqflags);
	bdw_disable_pipe_irq(dev_priv, pipe, GEN8_PIPE_VBLANK);
	spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ben widawsky
ben widawsky
43
75.44%
1
10.00%
ville syrjala
ville syrjala
4
7.02%
1
10.00%
chris wilson
chris wilson
4
7.02%
2
20.00%
mika kuoppala
mika kuoppala
2
3.51%
2
20.00%
jesse barnes
jesse barnes
1
1.75%
1
10.00%
thierry reding
thierry reding
1
1.75%
1
10.00%
daniel vetter
daniel vetter
1
1.75%
1
10.00%
jani nikula
jani nikula
1
1.75%
1
10.00%
Total
57
100.00%
10
100.00%


static bool

ring_idle(struct intel_engine_cs *engine, u32 seqno)
{
	return i915_seqno_passed(seqno,
				 READ_ONCE(engine->last_submitted_seqno));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
11
40.74%
1
14.29%
tomas elf
tomas elf
7
25.93%
1
14.29%
chris wilson
chris wilson
5
18.52%
2
28.57%
tvrtko ursulin
tvrtko ursulin
2
7.41%
1
14.29%
john harrison
john harrison
1
3.70%
1
14.29%
oscar mateo
oscar mateo
1
3.70%
1
14.29%
Total
27
100.00%
7
100.00%


static bool

ipehr_is_semaphore_wait(struct drm_device *dev, u32 ipehr)
{
	if (INTEL_INFO(dev)->gen >= 8) {
		return (ipehr >> 23) == 0x1c;
	} else {
		ipehr &= ~MI_SEMAPHORE_SYNC_MASK;
		return ipehr == (MI_SEMAPHORE_MBOX | MI_SEMAPHORE_COMPARE |
				 MI_SEMAPHORE_REGISTER);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
47
85.45%
1
33.33%
rodrigo vivi
rodrigo vivi
7
12.73%
1
33.33%
chris wilson
chris wilson
1
1.82%
1
33.33%
Total
55
100.00%
3
100.00%


static struct intel_engine_cs *

semaphore_wait_to_signaller_ring(struct intel_engine_cs *engine, u32 ipehr,
				 u64 offset)
{
	struct drm_i915_private *dev_priv = engine->dev->dev_private;
	struct intel_engine_cs *signaller;

	if (INTEL_INFO(dev_priv)->gen >= 8) {
		for_each_engine(signaller, dev_priv) {
			if (engine == signaller)
				continue;

			if (offset == signaller->semaphore.signal_ggtt[engine->id])
				return signaller;
		}
	} else {
		u32 sync_bits = ipehr & MI_SEMAPHORE_SYNC_MASK;

		for_each_engine(signaller, dev_priv) {
			if(engine == signaller)
				continue;

			if (sync_bits == signaller->semaphore.mbox.wait[engine->id])
				return signaller;
		}
	}

	DRM_ERROR("No signaller ring found for ring %i, ipehr 0x%08x, offset 0x%016llx\n",
		  engine->id, ipehr, offset);

	return NULL;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
71
50.00%
3
25.00%
rodrigo vivi
rodrigo vivi
34
23.94%
1
8.33%
chris wilson
chris wilson
18
12.68%
2
16.67%
tvrtko ursulin
tvrtko ursulin
9
6.34%
2
16.67%
ben widawsky
ben widawsky
5
3.52%
1
8.33%
oscar mateo
oscar mateo
3
2.11%
1
8.33%
jesse barnes
jesse barnes
1
0.70%
1
8.33%
mika kuoppala
mika kuoppala
1
0.70%
1
8.33%
Total
142
100.00%
12
100.00%


static struct intel_engine_cs *

semaphore_waits_for(struct intel_engine_cs *engine, u32 *seqno)
{
	struct drm_i915_private *dev_priv = engine->dev->dev_private;
	u32 cmd, ipehr, head;
	u64 offset = 0;
	int i, backwards;

	/*
         * This function does not support execlist mode - any attempt to
         * proceed further into this function will result in a kernel panic
         * when dereferencing ring->buffer, which is not set up in execlist
         * mode.
         *
         * The correct way of doing it would be to derive the currently
         * executing ring buffer from the current context, which is derived
         * from the currently running request. Unfortunately, to get the
         * current request we would have to grab the struct_mutex before doing
         * anything else, which would be ill-advised since some other thread
         * might have grabbed it already and managed to hang itself, causing
         * the hang checker to deadlock.
         *
         * Therefore, this function does not support execlist mode in its
         * current form. Just return NULL and move on.
         */
	if (engine->buffer == NULL)
		return NULL;

	ipehr = I915_READ(RING_IPEHR(engine->mmio_base));
	if (!ipehr_is_semaphore_wait(engine->dev, ipehr))
		return NULL;

	/*
         * HEAD is likely pointing to the dword after the actual command,
         * so scan backwards until we find the MBOX. But limit it to just 3
         * or 4 dwords depending on the semaphore wait command size.
         * Note that we don't care about ACTHD here since that might
         * point at at batch, and semaphores are always emitted into the
         * ringbuffer itself.
         */
	head = I915_READ_HEAD(engine) & HEAD_ADDR;
	backwards = (INTEL_INFO(engine->dev)->gen >= 8) ? 5 : 4;

	for (i = backwards; i; --i) {
		/*
                 * Be paranoid and presume the hw has gone off into the wild -
                 * our ring is smaller than what the hardware (and hence
                 * HEAD_ADDR) allows. Also handles wrap-around.
                 */
		head &= engine->buffer->size - 1;

		/* This here seems to blow up */
		cmd = ioread32(engine->buffer->virtual_start + head);
		if (cmd == ipehr)
			break;

		head -= 4;
	}

	if (!i)
		return NULL;

	*seqno = ioread32(engine->buffer->virtual_start + head + 4) + 1;
	if (INTEL_INFO(engine->dev)->gen >= 8) {
		offset = ioread32(engine->buffer->virtual_start + head + 12);
		offset <<= 32;
		offset = ioread32(engine->buffer->virtual_start + head + 8);
	}
	return semaphore_wait_to_signaller_ring(engine, ipehr, offset);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
86
34.82%
2
15.38%
rodrigo vivi
rodrigo vivi
75
30.36%
1
7.69%
daniel vetter
daniel vetter
44
17.81%
3
23.08%
tvrtko ursulin
tvrtko ursulin
14
5.67%
1
7.69%
tomas elf
tomas elf
11
4.45%
1
7.69%
oscar mateo
oscar mateo
8
3.24%
2
15.38%
mika kuoppala
mika kuoppala
7
2.83%
2
15.38%
jesse barnes
jesse barnes
2
0.81%
1
7.69%
Total
247
100.00%
13
100.00%



static int semaphore_passed(struct intel_engine_cs *engine)
{
	struct drm_i915_private *dev_priv = engine->dev->dev_private;
	struct intel_engine_cs *signaller;
	u32 seqno;

	engine->hangcheck.deadlock++;

	signaller = semaphore_waits_for(engine, &seqno);
	if (signaller == NULL)
		return -1;

	/* Prevent pathological recursion due to driver bugs */
	if (signaller->hangcheck.deadlock >= I915_NUM_ENGINES)
		return -1;

	if (i915_seqno_passed(signaller->get_seqno(signaller), seqno))
		return 1;

	/* cursory check for an unkickable deadlock */
	if (I915_READ_CTL(signaller) & RING_WAIT_SEMAPHORE &&
	    semaphore_passed(signaller) < 0)
		return -1;

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
104
92.04%
4
44.44%
tvrtko ursulin
tvrtko ursulin
5
4.42%
2
22.22%
oscar mateo
oscar mateo
2
1.77%
1
11.11%
jesse barnes
jesse barnes
1
0.88%
1
11.11%
mika kuoppala
mika kuoppala
1
0.88%
1
11.11%
Total
113
100.00%
9
100.00%



static void semaphore_clear_deadlocks(struct drm_i915_private *dev_priv)
{
	struct intel_engine_cs *engine;

	for_each_engine(engine, dev_priv)
		engine->hangcheck.deadlock = 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
21
70.00%
2
33.33%
tvrtko ursulin
tvrtko ursulin
4
13.33%
2
33.33%
jesse barnes
jesse barnes
4
13.33%
1
16.67%
oscar mateo
oscar mateo
1
3.33%
1
16.67%
Total
30
100.00%
6
100.00%



static bool subunits_stuck(struct intel_engine_cs *engine)
{
	u32 instdone[I915_NUM_INSTDONE_REG];
	bool stuck;
	int i;

	if (engine->id != RCS)
		return true;

	i915_get_extra_instdone(engine->dev, instdone);

	/* There might be unstable subunit states even when
         * actual head is not moving. Filter out the unstable ones by
         * accumulating the undone -> done transitions and only
         * consider those as progress.
         */
	stuck = true;
	for (i = 0; i < I915_NUM_INSTDONE_REG; i++) {
		const u32 tmp = instdone[i] | engine->hangcheck.instdone[i];

		if (tmp != engine->hangcheck.instdone[i])
			stuck = false;

		engine->hangcheck.instdone[i] |= tmp;
	}

	return stuck;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
mika kuoppala
mika kuoppala
97
86.61%
2
33.33%
jesse barnes
jesse barnes
7
6.25%
1
16.67%
tvrtko ursulin
tvrtko ursulin
6
5.36%
1
16.67%
chris wilson
chris wilson
1
0.89%
1
16.67%
oscar mateo
oscar mateo
1
0.89%
1
16.67%
Total
112
100.00%
6
100.00%


static enum intel_ring_hangcheck_action

head_stuck(struct intel_engine_cs *engine, u64 acthd)
{
	if (acthd != engine->hangcheck.acthd) {

		/* Clear subunit states on head movement */
		memset(engine->hangcheck.instdone, 0,
		       sizeof(engine->hangcheck.instdone));

		return HANGCHECK_ACTIVE;
	}

	if (!subunits_stuck(engine))
		return HANGCHECK_ACTIVE;

	return HANGCHECK_HUNG;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
mika kuoppala
mika kuoppala
49
75.38%
2
33.33%
chris wilson
chris wilson
10
15.38%
2
33.33%
tvrtko ursulin
tvrtko ursulin
5
7.69%
1
16.67%
jani nikula
jani nikula
1
1.54%
1
16.67%
Total
65
100.00%
6
100.00%


static enum intel_ring_hangcheck_action

ring_stuck(struct intel_engine_cs *engine, u64 acthd)
{
	struct drm_device *dev = engine->dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	enum intel_ring_hangcheck_action ha;
	u32 tmp;

	ha = head_stuck(engine, acthd);
	if (ha != HANGCHECK_HUNG)
		return ha;

	if (IS_GEN2(dev))
		return HANGCHECK_HUNG;

	/* Is the chip hanging on a WAIT_FOR_EVENT?
         * If so we can simply poke the RB_WAIT bit
         * and break the hang. This should work on
         * all but the second generation chipsets.
         */
	tmp = I915_READ_CTL(engine);
	if (tmp & RING_WAIT) {
		i915_handle_error(dev, 0,
				  "Kicking stuck wait on %s",
				  engine->name);
		I915_WRITE_CTL(engine, tmp);
		return HANGCHECK_KICK;
	}

	if (INTEL_INFO(dev)->gen >= 6 && tmp & RING_WAIT_SEMAPHORE) {
		switch (semaphore_passed(engine)) {
		default:
			return HANGCHECK_HUNG;
		case 1:
			i915_handle_error(dev, 0,
					  "Kicking stuck semaphore on %s",
					  engine->name);
			I915_WRITE_CTL(engine, tmp);
			return HANGCHECK_KICK;
		case 0:
			return HANGCHECK_WAIT;
		}
	}

	return HANGCHECK_HUNG;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
mika kuoppala
mika kuoppala
69
40.12%
3
27.27%
chris wilson
chris wilson
67
38.95%
4
36.36%
jesse barnes
jesse barnes
19
11.05%
1
9.09%
tvrtko ursulin
tvrtko ursulin
9
5.23%
1
9.09%
jani nikula
jani nikula
6
3.49%
1
9.09%
arun siluvery
arun siluvery
2
1.16%
1
9.09%
Total
172
100.00%
11
100.00%



static unsigned kick_waiters(struct intel_engine_cs *engine)
{
	struct drm_i915_private *i915 = to_i915(engine->dev);
	unsigned user_interrupts = READ_ONCE(engine->user_interrupts);

	if (engine->hangcheck.user_interrupts == user_interrupts &&
	    !test_and_set_bit(engine->id, &i915->gpu_error.missed_irq_rings)) {
		if (!(i915->gpu_error.test_irq_rings & intel_engine_flag(engine)))
			DRM_ERROR("Hangcheck timer elapsed... %s idle\n",
				  engine->name);
		else
			DRM_INFO("Fake missed irq on %s\n",
				 engine->name);
		wake_up_all(&engine->irq_queue);
	}

	return user_interrupts;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
106
100.00%
1
100.00%
Total
106
100.00%
1
100.00%

/*
 * This is called when the chip hasn't reported back with completed
 * batchbuffers in a long time. We keep track per ring seqno progress and
 * if there are no progress, hangcheck score for that ring is increased.
 * Further, acthd is inspected to see if the ring is stuck. On stuck case
 * we kick the ring. If we see no progress on three subsequent calls
 * we assume chip is wedged and try to fix it by resetting the chip.
 */


static void i915_hangcheck_elapsed(struct work_struct *work)
{
	struct drm_i915_private *dev_priv =
		container_of(work, typeof(*dev_priv),
			     gpu_error.hangcheck_work.work);
	struct drm_device *dev = dev_priv->dev;
	struct intel_engine_cs *engine;
	enum intel_engine_id id;
	int busy_count = 0, rings_hung = 0;
	bool stuck[I915_NUM_ENGINES] = { 0 };

#define BUSY 1

#define KICK 5

#define HUNG 20

#define ACTIVE_DECAY 15

	if (!i915.enable_hangcheck)
		return;

	/*
         * The hangcheck work is synced during runtime suspend, we don't
         * require a wakeref. TODO: instead of disabling the asserts make
         * sure that we hold a reference when this work is running.
         */
	DISABLE_RPM_WAKEREF_ASSERTS(dev_priv);

	/* As enabling the GPU requires fairly extensive mmio access,
         * periodically arm the mmio checker to see if we are triggering
         * any invalid access.
         */
	intel_uncore_arm_unclaimed_mmio_detection(dev_priv);

	for_each_engine_id(engine, dev_priv, id) {
		u64 acthd;
		u32 seqno;
		unsigned user_interrupts;
		bool busy = true;

		semaphore_clear_deadlocks(dev_priv);

		/* We don't strictly need an irq-barrier here, as we are not
                 * serving an interrupt request, be paranoid in case the
                 * barrier has side-effects (such as preventing a broken
                 * cacheline snoop) and so be sure that we can see the seqno
                 * advance. If the seqno should stick, due to a stale
                 * cacheline, we would erroneously declare the GPU hung.
                 */
		if (engine->irq_seqno_barrier)
			engine->irq_seqno_barrier(engine);

		acthd = intel_ring_get_active_head(engine);
		seqno = engine->get_seqno(engine);

		/* Reset stuck interrupts between batch advances */
		user_interrupts = 0;

		if (engine->hangcheck.seqno == seqno) {
			if (ring_idle(engine, seqno)) {
				engine->hangcheck.action = HANGCHECK_IDLE;
				if (waitqueue_active(&engine->irq_queue)) {
					/* Safeguard against driver failure */
					user_interrupts = kick_waiters(engine);
					engine->hangcheck.score += BUSY;
				} else
					busy = false;
			} else {
				/* We always increment the hangcheck score
                                 * if the ring is busy and still processing
                                 * the same request, so that no single request
                                 * can run indefinitely (such as a chain of
                                 * batches). The only time we do not increment
                                 * the hangcheck score on this ring, if this
                                 * ring is in a legitimate wait for another
                                 * ring. In that case the waiting ring is a
                                 * victim and we want to be sure we catch the
                                 * right culprit. Then every time we do kick
                                 * the ring, add a small increment to the
                                 * score so that we can catch a batch that is
                                 * being repeatedly kicked and so responsible
                                 * for stalling the machine.
                                 */
				engine->hangcheck.action = ring_stuck(engine,
								      acthd);

				switch (engine->hangcheck.action) {
				case HANGCHECK_IDLE:
				case HANGCHECK_WAIT:
					break;
				case HANGCHECK_ACTIVE:
					engine->hangcheck.score += BUSY;
					break;
				case HANGCHECK_KICK:
					engine->hangcheck.score += KICK;
					break;
				case HANGCHECK_HUNG:
					engine->hangcheck.score += HUNG;
					stuck[id] = true;
					break;
				}
			}
		} else {
			engine->hangcheck.action = HANGCHECK_ACTIVE;

			/* Gradually reduce the count so that we catch DoS
                         * attempts across multiple batches.
                         */
			if (engine->hangcheck.score > 0)
				engine->hangcheck.score -= ACTIVE_DECAY;
			if (engine->hangcheck.score < 0)
				engine->hangcheck.score = 0;

			/* Clear head and subunit states on seqno movement */
			acthd = 0;

			memset(engine->hangcheck.instdone, 0,
			       sizeof(engine->hangcheck.instdone));
		}

		engine->hangcheck.seqno = seqno;
		engine->hangcheck.acthd = acthd;
		engine->hangcheck.user_interrupts = user_interrupts;
		busy_count += busy;
	}

	for_each_engine_id(engine, dev_priv, id) {
		if (engine->hangcheck.score >= HANGCHECK_SCORE_RING_HUNG) {
			DRM_INFO("%s on %s\n",
				 stuck[id] ? "stuck" : "no progress",
				 engine->name);
			rings_hung |= intel_engine_flag(engine);
		}
	}

	if (rings_hung) {
		i915_handle_error(dev, rings_hung, "Engine(s) hung");
		goto out;
	}

	if (busy_count)
		/* Reset timer case chip hangs without another request
                 * being added */
		i915_queue_hangcheck(dev);

out:
	ENABLE_RPM_WAKEREF_ASSERTS(dev_priv);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
mika kuoppala
mika kuoppala
189
38.26%
12
30.77%
chris wilson
chris wilson
174
35.22%
10
25.64%
jesse barnes
jesse barnes
38
7.69%
1
2.56%
tvrtko ursulin
tvrtko ursulin
30
6.07%
2
5.13%
imre deak
imre deak
19
3.85%
1
2.56%
jani nikula
jani nikula
19
3.85%
4
10.26%
dave gordon
dave gordon
9
1.82%
1
2.56%
arun siluvery
arun siluvery
7
1.42%
1
2.56%
daniel vetter
daniel vetter
3
0.61%
2
5.13%
tomas elf
tomas elf
2
0.40%
1
2.56%
ben widawsky
ben widawsky
2
0.40%
2
5.13%
damien lespiau
damien lespiau
1
0.20%
1
2.56%
oscar mateo
oscar mateo
1
0.20%
1
2.56%
Total
494
100.00%
39
100.00%



void i915_queue_hangcheck(struct drm_device *dev)
{
	struct i915_gpu_error *e = &to_i915(dev)->gpu_error;

	if (!i915.enable_hangcheck)
		return;

	/* Don't continually defer the hangcheck so that it is always run at
         * least once after work has been scheduled on any ring. Otherwise,
         * we will ignore a hung ring if a second ring is kept busy.
         */

	queue_delayed_work(e->hangcheck_wq, &e->hangcheck_work,
			   round_jiffies_up_relative(DRM_I915_HANGCHECK_JIFFIES));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
27
55.10%
5
55.56%
mika kuoppala
mika kuoppala
15
30.61%
1
11.11%
jani nikula
jani nikula
3
6.12%
1
11.11%
jesse barnes
jesse barnes
3
6.12%
1
11.11%
ben gamari
ben gamari
1
2.04%
1
11.11%
Total
49
100.00%
9
100.00%



static void ibx_irq_reset(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (HAS_PCH_NOP(dev))
		return;

	GEN5_IRQ_RESET(SDE);

	if (HAS_PCH_CPT(dev) || HAS_PCH_LPT(dev))
		I915_WRITE(SERR_INT, 0xffffffff);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
47
90.38%
5
83.33%
mika kuoppala
mika kuoppala
5
9.62%
1
16.67%
Total
52
100.00%
6
100.00%

/*
 * SDEIER is also touched by the interrupt handler to work around missed PCH
 * interrupts. Hence we can't update it after the interrupt handler is enabled -
 * instead we unconditionally enable all PCH interrupt sources here, but then
 * only unmask them as needed with SDEIMR.
 *
 * This function needs to be called before interrupts are enabled.
 */


static void ibx_irq_pre_postinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (HAS_PCH_NOP(dev))
		return;

	WARN_ON(I915_READ(SDEIER) != 0);
	I915_WRITE(SDEIER, 0xffffffff);
	POSTING_READ(SDEIER);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
28
56.00%
1
33.33%
paulo zanoni
paulo zanoni
22
44.00%
2
66.67%
Total
50
100.00%
3
100.00%



static void gen5_gt_irq_reset(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	GEN5_IRQ_RESET(GT);
	if (INTEL_INFO(dev)->gen >= 6)
		GEN5_IRQ_RESET(GEN6_PM);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
36
87.80%
1
25.00%
paulo zanoni
paulo zanoni
5
12.20%
3
75.00%
Total
41
100.00%
4
100.00%



static void vlv_display_irq_reset(struct drm_i915_private *dev_priv)
{
	enum pipe pipe;

	if (IS_CHERRYVIEW(dev_priv))
		I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK_CHV);
	else
		I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK);

	i915_hotplug_interrupt_update_locked(dev_priv, 0xffffffff, 0);
	I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));

	for_each_pipe(dev_priv, pipe) {
		I915_WRITE(PIPESTAT(pipe),
			   PIPE_FIFO_UNDERRUN_STATUS |
			   PIPESTAT_INT_STATUS_MASK);
		dev_priv->pipestat_irq_mask[pipe] = 0;
	}

	GEN5_IRQ_RESET(VLV_);
	dev_priv->irq_mask = ~0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
95
97.94%
3
75.00%
egbert eich
egbert eich
2
2.06%
1
25.00%
Total
97
100.00%
4
100.00%



static void vlv_display_irq_postinstall(struct drm_i915_private *dev_priv)
{
	u32 pipestat_mask;
	u32 enable_mask;
	enum pipe pipe;

	pipestat_mask = PLANE_FLIP_DONE_INT_STATUS_VLV |
			PIPE_CRC_DONE_INTERRUPT_STATUS;

	i915_enable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS);
	for_each_pipe(dev_priv, pipe)
		i915_enable_pipestat(dev_priv, pipe, pipestat_mask);

	enable_mask = I915_DISPLAY_PORT_INTERRUPT |
		I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
		I915_DISPLAY_PIPE_B_EVENT_INTERRUPT;
	if (IS_CHERRYVIEW(dev_priv))
		enable_mask |= I915_DISPLAY_PIPE_C_EVENT_INTERRUPT;

	WARN_ON(dev_priv->irq_mask != ~0);

	dev_priv->irq_mask = ~enable_mask;

	GEN5_IRQ_INIT(VLV_, dev_priv->irq_mask, enable_mask);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
98
100.00%
3
100.00%
Total
98
100.00%
3
100.00%

/* drm_dma.h hooks
*/


static void ironlake_irq_reset(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	I915_WRITE(HWSTAM, 0xffffffff);

	GEN5_IRQ_RESET(DE);
	if (IS_GEN7(dev))
		I915_WRITE(GEN7_ERR_INT, 0xffffffff);

	gen5_gt_irq_reset(dev);

	ibx_irq_reset(dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
56
100.00%
1
100.00%
Total
56
100.00%
1
100.00%



static void valleyview_irq_preinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	I915_WRITE(VLV_MASTER_IER, 0);
	POSTING_READ(VLV_MASTER_IER);

	gen5_gt_irq_reset(dev);

	spin_lock_irq(&dev_priv->irq_lock);
	if (dev_priv->display_irqs_enabled)
		vlv_display_irq_reset(dev_priv);
	spin_unlock_irq(&dev_priv->irq_lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
39
60.94%
5
38.46%
jesse barnes
jesse barnes
7
10.94%
1
7.69%
ben gamari
ben gamari
7
10.94%
1
7.69%
mika kuoppala
mika kuoppala
5
7.81%
1
7.69%
daniel vetter
daniel vetter
2
3.12%
2
15.38%
jani nikula
jani nikula
2
3.12%
1
7.69%
paulo zanoni
paulo zanoni
2
3.12%
2
15.38%
Total
64
100.00%
13
100.00%



static void gen8_gt_irq_reset(struct drm_i915_private *dev_priv)
{
	GEN8_IRQ_RESET_NDX(GT, 0);
	GEN8_IRQ_RESET_NDX(GT, 1);
	GEN8_IRQ_RESET_NDX(GT, 2);
	GEN8_IRQ_RESET_NDX(GT, 3);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
39
100.00%
1
100.00%
Total
39
100.00%
1
100.00%



static void gen8_irq_reset(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	int pipe;

	I915_WRITE(GEN8_MASTER_IRQ, 0);
	POSTING_READ(GEN8_MASTER_IRQ);

	gen8_gt_irq_reset(dev_priv);

	for_each_pipe(dev_priv, pipe)
		if (intel_display_power_is_enabled(dev_priv,
						   POWER_DOMAIN_PIPE(pipe)))
			GEN8_IRQ_RESET_NDX(DE_PIPE, pipe);

	GEN5_IRQ_RESET(GEN8_DE_PORT_);
	GEN5_IRQ_RESET(GEN8_DE_MISC_);
	GEN5_IRQ_RESET(GEN8_PCU_);

	if (HAS_PCH_SPLIT(dev))
		ibx_irq_reset(dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
69
75.00%
1
16.67%
paulo zanoni
paulo zanoni
11
11.96%
1
16.67%
shashank sharma
shashank sharma
7
7.61%
1
16.67%
daniel vetter
daniel vetter
3
3.26%
2
33.33%
damien lespiau
damien lespiau
2
2.17%
1
16.67%
Total
92
100.00%
6
100.00%



void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv,
				     unsigned int pipe_mask)
{
	uint32_t extra_ier = GEN8_PIPE_VBLANK | GEN8_PIPE_FIFO_UNDERRUN;
	enum pipe pipe;

	spin_lock_irq(&dev_priv->irq_lock);
	for_each_pipe_masked(dev_priv, pipe, pipe_mask)
		GEN8_IRQ_INIT_NDX(DE_PIPE, pipe,
				  dev_priv->de_irq_mask[pipe],
				  ~dev_priv->de_irq_mask[pipe] | extra_ier);
	spin_unlock_irq(&dev_priv->irq_lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
55
75.34%
2
33.33%
ville syrjala
ville syrjala
11
15.07%
1
16.67%
damien lespiau
damien lespiau
5
6.85%
2
33.33%
daniel vetter
daniel vetter
2
2.74%
1
16.67%
Total
73
100.00%
6
100.00%



void gen8_irq_power_well_pre_disable(struct drm_i915_private *dev_priv,
				     unsigned int pipe_mask)
{
	enum pipe pipe;

	spin_lock_irq(&dev_priv->irq_lock);
	for_each_pipe_masked(dev_priv, pipe, pipe_mask)
		GEN8_IRQ_RESET_NDX(DE_PIPE, pipe);
	spin_unlock_irq(&dev_priv->irq_lock);

	/* make sure we're done processing display irqs */
	synchronize_irq(dev_priv->dev->irq);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
59
100.00%
2
100.00%
Total
59
100.00%
2
100.00%



static void cherryview_irq_preinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	I915_WRITE(GEN8_MASTER_IRQ, 0);
	POSTING_READ(GEN8_MASTER_IRQ);

	gen8_gt_irq_reset(dev_priv);

	GEN5_IRQ_RESET(GEN8_PCU_);

	spin_lock_irq(&dev_priv->irq_lock);
	if (dev_priv->display_irqs_enabled)
		vlv_display_irq_reset(dev_priv);
	spin_unlock_irq(&dev_priv->irq_lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
31
44.93%
2
25.00%
ville syrjala
ville syrjala
29
42.03%
4
50.00%
ben widawsky
ben widawsky
7
10.14%
1
12.50%
jesse barnes
jesse barnes
2
2.90%
1
12.50%
Total
69
100.00%
8
100.00%



static u32 intel_hpd_enabled_irqs(struct drm_device *dev,
				  const u32 hpd[HPD_NUM_PINS])
{
	struct drm_i915_private *dev_priv = to_i915(dev);
	struct intel_encoder *encoder;
	u32 enabled_irqs = 0;

	for_each_intel_encoder(dev, encoder)
		if (dev_priv->hotplug.stats[encoder->hpd_pin].state == HPD_ENABLED)
			enabled_irqs |= hpd[encoder->hpd_pin];

	return enabled_irqs;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
20
27.40%
1
9.09%
egbert eich
egbert eich
10
13.70%
1
9.09%
daniel vetter
daniel vetter
10
13.70%
2
18.18%
ben widawsky
ben widawsky
9
12.33%
1
9.09%
jesse barnes
jesse barnes
9
12.33%
1
9.09%
jani nikula
jani nikula
6
8.22%
2
18.18%
mika kuoppala
mika kuoppala
5
6.85%
1
9.09%
damien lespiau
damien lespiau
2
2.74%
1
9.09%
chris wilson
chris wilson
2
2.74%
1
9.09%
Total
73
100.00%
11
100.00%



static void ibx_hpd_irq_setup(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 hotplug_irqs, hotplug, enabled_irqs;

	if (HAS_PCH_IBX(dev)) {
		hotplug_irqs = SDE_HOTPLUG_MASK;
		enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_ibx);
	} else {
		hotplug_irqs = SDE_HOTPLUG_MASK_CPT;
		enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_cpt);
	}

	ibx_display_interrupt_update(dev_priv, hotplug_irqs, enabled_irqs);

	/*
         * Enable digital hotplug on the PCH, and configure the DP short pulse
         * duration to 2ms (which is the minimum in the Display Port spec).
         * The pulse duration bits are reserved on LPT+.
         */
	hotplug = I915_READ(PCH_PORT_HOTPLUG);
	hotplug &= ~(PORTD_PULSE_DURATION_MASK|PORTC_PULSE_DURATION_MASK|PORTB_PULSE_DURATION_MASK);
	hotplug |= PORTD_HOTPLUG_ENABLE | PORTD_PULSE_DURATION_2ms;
	hotplug |= PORTC_HOTPLUG_ENABLE | PORTC_PULSE_DURATION_2ms;
	hotplug |= PORTB_HOTPLUG_ENABLE | PORTB_PULSE_DURATION_2ms;
	/*
         * When CPU and PCH are on the same package, port A
         * HPD must be enabled in both north and south.
         */
	if (HAS_PCH_LPT_LP(dev))
		hotplug |= PORTA_HOTPLUG_ENABLE;
	I915_WRITE(PCH_PORT_HOTPLUG, hotplug);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
54
41.54%
3
23.08%
jesse barnes
jesse barnes
38
29.23%
1
7.69%
xiong zhang
xiong zhang
13
10.00%
1
7.69%
daniel vetter
daniel vetter
13
10.00%
3
23.08%
chris wilson
chris wilson
6
4.62%
2
15.38%
ben widawsky
ben widawsky
3
2.31%
1
7.69%
ben gamari
ben gamari
2
1.54%
1
7.69%
egbert eich
egbert eich
1
0.77%
1
7.69%
Total
130
100.00%
13
100.00%



static void spt_hpd_irq_setup(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 hotplug_irqs, hotplug, enabled_irqs;

	hotplug_irqs = SDE_HOTPLUG_MASK_SPT;
	enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_spt);

	ibx_display_interrupt_update(dev_priv, hotplug_irqs, enabled_irqs);

	/* Enable digital hotplug on the PCH */
	hotplug = I915_READ(PCH_PORT_HOTPLUG);
	hotplug |= PORTD_HOTPLUG_ENABLE | PORTC_HOTPLUG_ENABLE |
		PORTB_HOTPLUG_ENABLE | PORTA_HOTPLUG_ENABLE;
	I915_WRITE(PCH_PORT_HOTPLUG, hotplug);

	hotplug = I915_READ(PCH_PORT_HOTPLUG2);
	hotplug |= PORTE_HOTPLUG_ENABLE;
	I915_WRITE(PCH_PORT_HOTPLUG2, hotplug);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
70
76.09%
2
66.67%
xiong zhang
xiong zhang
22
23.91%
1
33.33%
Total
92
100.00%
3
100.00%



static void ilk_hpd_irq_setup(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 hotplug_irqs, hotplug, enabled_irqs;

	if (INTEL_INFO(dev)->gen >= 8) {
		hotplug_irqs = GEN8_PORT_DP_A_HOTPLUG;
		enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_bdw);

		bdw_update_port_irq(dev_priv, hotplug_irqs, enabled_irqs);
	} else if (INTEL_INFO(dev)->gen >= 7) {
		hotplug_irqs = DE_DP_A_HOTPLUG_IVB;
		enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_ivb);

		ilk_update_display_irq(dev_priv, hotplug_irqs, enabled_irqs);
	} else {
		hotplug_irqs = DE_DP_A_HOTPLUG;
		enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_ilk);

		ilk_update_display_irq(dev_priv, hotplug_irqs, enabled_irqs);
	}

	/*
         * Enable digital hotplug on the CPU, and configure the DP short pulse
         * duration to 2ms (which is the minimum in the Display Port spec)
         * The pulse duration bits are reserved on HSW+.
         */
	hotplug = I915_READ(DIGITAL_PORT_HOTPLUG_CNTRL);
	hotplug &= ~DIGITAL_PORTA_PULSE_DURATION_MASK;
	hotplug |= DIGITAL_PORTA_HOTPLUG_ENABLE | DIGITAL_PORTA_PULSE_DURATION_2ms;
	I915_WRITE(DIGITAL_PORT_HOTPLUG_CNTRL, hotplug);

	ibx_hpd_irq_setup(dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
154
100.00%
3
100.00%
Total
154
100.00%
3
100.00%



static void bxt_hpd_irq_setup(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 hotplug_irqs, hotplug, enabled_irqs;

	enabled_irqs = intel_hpd_enabled_irqs(dev, hpd_bxt);
	hotplug_irqs = BXT_DE_PORT_HOTPLUG_MASK;

	bdw_update_port_irq(dev_priv, hotplug_irqs, enabled_irqs);

	hotplug = I915_READ(PCH_PORT_HOTPLUG);
	hotplug |= PORTC_HOTPLUG_ENABLE | PORTB_HOTPLUG_ENABLE |
		PORTA_HOTPLUG_ENABLE;

	DRM_DEBUG_KMS("Invert bit setting: hp_ctl:%x hp_port:%x\n",
		      hotplug, enabled_irqs);
	hotplug &= ~BXT_DDI_HPD_INVERT_MASK;

	/*
         * For BXT invert bit has to be set based on AOB design
         * for HPD detection logic, update it based on VBT fields.
         */

	if ((enabled_irqs & BXT_DE_PORT_HP_DDIA) &&
	    intel_bios_is_port_hpd_inverted(dev_priv, PORT_A))
		hotplug |= BXT_DDIA_HPD_INVERT;
	if ((enabled_irqs & BXT_DE_PORT_HP_DDIB) &&
	    intel_bios_is_port_hpd_inverted(dev_priv, PORT_B))
		hotplug |= BXT_DDIB_HPD_INVERT;
	if ((enabled_irqs & BXT_DE_PORT_HP_DDIC) &&
	    intel_bios_is_port_hpd_inverted(dev_priv, PORT_C))
		hotplug |= BXT_DDIC_HPD_INVERT;

	I915_WRITE(PCH_PORT_HOTPLUG, hotplug);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
shubhangi shrivastava
shubhangi shrivastava
72
50.35%
1
25.00%
shashank sharma
shashank sharma
44
30.77%
1
25.00%
ville syrjala
ville syrjala
27
18.88%
2
50.00%
Total
143
100.00%
4
100.00%



static void ibx_irq_postinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 mask;

	if (HAS_PCH_NOP(dev))
		return;

	if (HAS_PCH_IBX(dev))
		mask = SDE_GMBUS | SDE_AUX_MASK | SDE_POISON;
	else
		mask = SDE_GMBUS_CPT | SDE_AUX_MASK_CPT;

	gen5_assert_iir_is_zero(dev_priv, SDEIIR);
	I915_WRITE(SDEIMR, ~mask);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
23
33.82%
3
20.00%
jesse barnes
jesse barnes
15
22.06%
1
6.67%
daniel vetter
daniel vetter
9
13.24%
4
26.67%
ben gamari
ben gamari
7
10.29%
1
6.67%
mika kuoppala
mika kuoppala
5
7.35%
1
6.67%
ville syrjala
ville syrjala
3
4.41%
1
6.67%
chris wilson
chris wilson
2
2.94%
2
13.33%
jani nikula
jani nikula
2
2.94%
1
6.67%
egbert eich
egbert eich
2
2.94%
1
6.67%
Total
68
100.00%
15
100.00%



static void gen5_gt_irq_postinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 pm_irqs, gt_irqs;

	pm_irqs = gt_irqs = 0;

	dev_priv->gt_irq_mask = ~0;
	if (HAS_L3_DPF(dev)) {
		/* L3 parity interrupt is always unmasked. */
		dev_priv->gt_irq_mask = ~GT_PARITY_ERROR(dev);
		gt_irqs |= GT_PARITY_ERROR(dev);
	}

	gt_irqs |= GT_RENDER_USER_INTERRUPT;
	if (IS_GEN5(dev)) {
		gt_irqs |= GT_RENDER_PIPECTL_NOTIFY_INTERRUPT |
			   ILK_BSD_USER_INTERRUPT;
	} else {
		gt_irqs |= GT_BLT_USER_INTERRUPT | GT_BSD_USER_INTERRUPT;
	}

	GEN5_IRQ_INIT(GT, dev_priv->gt_irq_mask, gt_irqs);

	if (INTEL_INFO(dev)->gen >= 6) {
		/*
                 * RPS interrupts will get enabled/disabled on demand when RPS
                 * itself is enabled/disabled.
                 */
		if (HAS_VEBOX(dev))
			pm_irqs |= PM_VEBOX_USER_INTERRUPT;

		dev_priv->pm_irq_mask = 0xffffffff;
		GEN5_IRQ_INIT(GEN6_PM, dev_priv->pm_irq_mask, pm_irqs);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
97
66.44%
3
21.43%
paulo zanoni
paulo zanoni
12
8.22%
2
14.29%
jesse barnes
jesse barnes
9
6.16%
1
7.14%
egbert eich
egbert eich
9
6.16%
2
14.29%
ben widawsky
ben widawsky
7
4.79%
2
14.29%
mika kuoppala
mika kuoppala
5
3.42%
1
7.14%
chris wilson
chris wilson
3
2.05%
1
7.14%
ben gamari
ben gamari
3
2.05%
1
7.14%
imre deak
imre deak
1
0.68%
1
7.14%
Total
146
100.00%
14
100.00%



static int ironlake_irq_postinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 display_mask, extra_mask;

	if (INTEL_INFO(dev)->gen >= 7) {
		display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE_IVB |
				DE_PCH_EVENT_IVB | DE_PLANEC_FLIP_DONE_IVB |
				DE_PLANEB_FLIP_DONE_IVB |
				DE_PLANEA_FLIP_DONE_IVB | DE_AUX_CHANNEL_A_IVB);
		extra_mask = (DE_PIPEC_VBLANK_IVB | DE_PIPEB_VBLANK_IVB |
			      DE_PIPEA_VBLANK_IVB | DE_ERR_INT_IVB |
			      DE_DP_A_HOTPLUG_IVB);
	} else {
		display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE | DE_PCH_EVENT |
				DE_PLANEA_FLIP_DONE | DE_PLANEB_FLIP_DONE |
				DE_AUX_CHANNEL_A |
				DE_PIPEB_CRC_DONE | DE_PIPEA_CRC_DONE |
				DE_POISON);
		extra_mask = (DE_PIPEA_VBLANK | DE_PIPEB_VBLANK | DE_PCU_EVENT |
			      DE_PIPEB_FIFO_UNDERRUN | DE_PIPEA_FIFO_UNDERRUN |
			      DE_DP_A_HOTPLUG);
	}

	dev_priv->irq_mask = ~display_mask;

	I915_WRITE(HWSTAM, 0xeffe);

	ibx_irq_pre_postinstall(dev);

	GEN5_IRQ_INIT(DE, dev_priv->irq_mask, display_mask | extra_mask);

	gen5_gt_irq_postinstall(dev);

	ibx_irq_postinstall(dev);

	if (IS_IRONLAKE_M(dev)) {
		/* Enable PCU event interrupts
                 *
                 * spinlocking not required here for correctness since interrupt
                 * setup is guaranteed to run in single-threaded context. But we
                 * need it to make the assert_spin_locked happy. */
		spin_lock_irq(&dev_priv->irq_lock);
		ilk_enable_display_irq(dev_priv, DE_PCU_EVENT);
		spin_unlock_irq(&dev_priv->irq_lock);
	}

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
92
48.68%
7
29.17%
jesse barnes
jesse barnes
35
18.52%
1
4.17%
daniel vetter
daniel vetter
25
13.23%
8
33.33%
ben widawsky
ben widawsky
15
7.94%
1
4.17%
ville syrjala
ville syrjala
7
3.70%
3
12.50%
mika kuoppala
mika kuoppala
5
2.65%
1
4.17%
zhenyu wang
zhenyu wang
5
2.65%
1
4.17%
keith packard
keith packard
3
1.59%
1
4.17%
jani nikula
jani nikula
2
1.06%
1
4.17%
Total
189
100.00%
24
100.00%



void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv)
{
	assert_spin_locked(&dev_priv->irq_lock);

	if (dev_priv->display_irqs_enabled)
		return;

	dev_priv->display_irqs_enabled = true;

	if (intel_irqs_enabled(dev_priv)) {
		vlv_display_irq_reset(dev_priv);
		vlv_display_irq_postinstall(dev_priv);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
31
62.00%
2
33.33%
ville syrjala
ville syrjala
8
16.00%
2
33.33%
ben widawsky
ben widawsky
8
16.00%
1
16.67%
daniel vetter
daniel vetter
3
6.00%
1
16.67%
Total
50
100.00%
6
100.00%



void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv)
{
	assert_spin_locked(&dev_priv->irq_lock);

	if (!dev_priv->display_irqs_enabled)
		return;

	dev_priv->display_irqs_enabled = false;

	if (intel_irqs_enabled(dev_priv))
		vlv_display_irq_reset(dev_priv);
}


Contributors
Person
Tokens
Prop
Commits
CommitProp
imre deak
imre deak
38
86.36%
2
33.33%
daniel vetter
daniel vetter
3
6.82%
1
16.67%
ville syrjala
ville syrjala
2
4.55%
2
33.33%
ben widawsky
ben widawsky
1
2.27%
1
16.67%
Total
44
100.00%
6
100.00%



static int valleyview_irq_postinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	gen5_gt_irq_postinstall(dev);

	spin_lock_irq(&dev_priv->irq_lock);
	if (dev_priv->display_irqs_enabled)
		vlv_display_irq_postinstall(dev_priv);
	spin_unlock_irq(&dev_priv->irq_lock);

	I915_WRITE(VLV_MASTER_IER, MASTER_INTERRUPT_ENABLE);
	POSTING_READ(VLV_MASTER_IER);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
51
76.12%
4
66.67%
ben widawsky
ben widawsky
9
13.43%
1
16.67%
daniel vetter
daniel vetter
7
10.45%
1
16.67%
Total
67
100.00%
6
100.00%



static void gen8_gt_irq_postinstall(struct drm_i915_private *dev_priv)
{
	/* These are interrupts we'll toggle with the ring mask register */
	uint32_t gt_interrupts[] = {
		GT_RENDER_USER_INTERRUPT << GEN8_RCS_IRQ_SHIFT |
			GT_CONTEXT_SWITCH_INTERRUPT << GEN8_RCS_IRQ_SHIFT |
			GT_RENDER_USER_INTERRUPT << GEN8_BCS_IRQ_SHIFT |
			GT_CONTEXT_SWITCH_INTERRUPT << GEN8_BCS_IRQ_SHIFT,
		GT_RENDER_USER_INTERRUPT << GEN8_VCS1_IRQ_SHIFT |
			GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS1_IRQ_SHIFT |
			GT_RENDER_USER_INTERRUPT << GEN8_VCS2_IRQ_SHIFT |
			GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS2_IRQ_SHIFT,
		0,
		GT_RENDER_USER_INTERRUPT << GEN8_VECS_IRQ_SHIFT |
			GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VECS_IRQ_SHIFT
		};

	if (HAS_L3_DPF(dev_priv))
		gt_interrupts[0] |= GT_RENDER_L3_PARITY_ERROR_INTERRUPT;

	dev_priv->pm_irq_mask = 0xffffffff;
	GEN8_IRQ_INIT_NDX(GT, 0, ~gt_interrupts[0], gt_interrupts[0]);
	GEN8_IRQ_INIT_NDX(GT, 1, ~gt_interrupts[1], gt_interrupts[1]);
	/*
         * RPS interrupts will get enabled/disabled on demand when RPS itself
         * is enabled/disabled.
         */
	GEN8_IRQ_INIT_NDX(GT, 2, dev_priv->pm_irq_mask, 0);
	GEN8_IRQ_INIT_NDX(GT, 3, ~gt_interrupts[3], gt_interrupts[3]);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ben widawsky
ben widawsky
55
37.16%
2
22.22%
deepak s
deepak s
48
32.43%
1
11.11%
oscar mateo
oscar mateo
20
13.51%
1
11.11%
tvrtko ursulin
tvrtko ursulin
14
9.46%
1
11.11%
daniel vetter
daniel vetter
5
3.38%
1
11.11%
paulo zanoni
paulo zanoni
4
2.70%
2
22.22%
imre deak
imre deak
2
1.35%
1
11.11%
Total
148
100.00%
9
100.00%



static void gen8_de_irq_postinstall(struct drm_i915_private *dev_priv)
{
	uint32_t de_pipe_masked = GEN8_PIPE_CDCLK_CRC_DONE;
	uint32_t de_pipe_enables;
	u32 de_port_masked = GEN8_AUX_CHANNEL_A;
	u32 de_port_enables;
	enum pipe pipe;

	if (INTEL_INFO(dev_priv)->gen >= 9) {
		de_pipe_masked |= GEN9_PIPE_PLANE1_FLIP_DONE |
				  GEN9_DE_PIPE_IRQ_FAULT_ERRORS;
		de_port_masked |= GEN9_AUX_CHANNEL_B | GEN9_AUX_CHANNEL_C |
				  GEN9_AUX_CHANNEL_D;
		if (IS_BROXTON(dev_priv))
			de_port_masked |= BXT_DE_PORT_GMBUS;
	} else {
		de_pipe_masked |= GEN8_PIPE_PRIMARY_FLIP_DONE |
				  GEN8_DE_PIPE_IRQ_FAULT_ERRORS;
	}

	de_pipe_enables = de_pipe_masked | GEN8_PIPE_VBLANK |
					   GEN8_PIPE_FIFO_UNDERRUN;

	de_port_enables = de_port_masked;
	if (IS_BROXTON(dev_priv))
		de_port_enables |= BXT_DE_PORT_HOTPLUG_MASK;
	else if (IS_BROADWELL(dev_priv))
		de_port_enables |= GEN8_PORT_DP_A_HOTPLUG;

	dev_priv->de_irq_mask[PIPE_A] = ~de_pipe_masked;
	dev_priv->de_irq_mask[PIPE_B] = ~de_pipe_masked;
	dev_priv->de_irq_mask[PIPE_C] = ~de_pipe_masked;

	for_each_pipe(dev_priv, pipe)
		if (intel_display_power_is_enabled(dev_priv,
				POWER_DOMAIN_PIPE(pipe)))
			GEN8_IRQ_INIT_NDX(DE_PIPE, pipe,
					  dev_priv->de_irq_mask[pipe],
					  de_pipe_enables);

	GEN5_IRQ_INIT(GEN8_DE_PORT_, ~de_port_masked, de_port_enables);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
46
24.60%
3
15.79%
ben widawsky
ben widawsky
37
19.79%
1
5.26%
damien lespiau
damien lespiau
25
13.37%
2
10.53%
jesse barnes
jesse barnes
21
11.23%
2
10.53%
paulo zanoni
paulo zanoni
20
10.70%
3
15.79%
daniel vetter
daniel vetter
12
6.42%
4
21.05%
shashank sharma
shashank sharma
10
5.35%
1
5.26%
zhenyu wang
zhenyu wang
6
3.21%
1
5.26%
mika kuoppala
mika kuoppala
5
2.67%
1
5.26%
rodrigo vivi
rodrigo vivi
5
2.67%
1
5.26%
Total
187
100.00%
19
100.00%



static int gen8_irq_postinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (HAS_PCH_SPLIT(dev))
		ibx_irq_pre_postinstall(dev);

	gen8_gt_irq_postinstall(dev_priv);
	gen8_de_irq_postinstall(dev_priv);

	if (HAS_PCH_SPLIT(dev))
		ibx_irq_postinstall(dev);

	I915_WRITE(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL);
	POSTING_READ(GEN8_MASTER_IRQ);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
55
79.71%
2
66.67%
shashank sharma
shashank sharma
14
20.29%
1
33.33%
Total
69
100.00%
3
100.00%



static int cherryview_irq_postinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	gen8_gt_irq_postinstall(dev_priv);

	spin_lock_irq(&dev_priv->irq_lock);
	if (dev_priv->display_irqs_enabled)
		vlv_display_irq_postinstall(dev_priv);
	spin_unlock_irq(&dev_priv->irq_lock);

	I915_WRITE(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL);
	POSTING_READ(GEN8_MASTER_IRQ);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
49
73.13%
6
54.55%
chris wilson
chris wilson
6
8.96%
1
9.09%
ben widawsky
ben widawsky
5
7.46%
1
9.09%
jesse barnes
jesse barnes
4
5.97%
1
9.09%
daniel vetter
daniel vetter
2
2.99%
1
9.09%
keith packard
keith packard
1
1.49%
1
9.09%
Total
67
100.00%
11
100.00%



static void gen8_irq_uninstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (!dev_priv)
		return;

	gen8_irq_reset(dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
14
45.16%
1
16.67%
ben widawsky
ben widawsky
9
29.03%
1
16.67%
mika kuoppala
mika kuoppala
5
16.13%
1
16.67%
paulo zanoni
paulo zanoni
2
6.45%
2
33.33%
daniel vetter
daniel vetter
1
3.23%
1
16.67%
Total
31
100.00%
6
100.00%



static void valleyview_irq_uninstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (!dev_priv)
		return;

	I915_WRITE(VLV_MASTER_IER, 0);
	POSTING_READ(VLV_MASTER_IER);

	gen5_gt_irq_reset(dev);

	I915_WRITE(HWSTAM, 0xffffffff);

	spin_lock_irq(&dev_priv->irq_lock);
	if (dev_priv->display_irqs_enabled)
		vlv_display_irq_reset(dev_priv);
	spin_unlock_irq(&dev_priv->irq_lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
33
42.86%
4
44.44%
chris wilson
chris wilson
28
36.36%
1
11.11%
imre deak
imre deak
9
11.69%
2
22.22%
mika kuoppala
mika kuoppala
5
6.49%
1
11.11%
jani nikula
jani nikula
2
2.60%
1
11.11%
Total
77
100.00%
9
100.00%



static void cherryview_irq_uninstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (!dev_priv)
		return;

	I915_WRITE(GEN8_MASTER_IRQ, 0);
	POSTING_READ(GEN8_MASTER_IRQ);

	gen8_gt_irq_reset(dev_priv);

	GEN5_IRQ_RESET(GEN8_PCU_);

	spin_lock_irq(&dev_priv->irq_lock);
	if (dev_priv->display_irqs_enabled)
		vlv_display_irq_reset(dev_priv);
	spin_unlock_irq(&dev_priv->irq_lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
75
100.00%
5
100.00%
Total
75
100.00%
5
100.00%



static void ironlake_irq_uninstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (!dev_priv)
		return;

	ironlake_irq_reset(dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
19
61.29%
1
20.00%
paulo zanoni
paulo zanoni
5
16.13%
2
40.00%
mika kuoppala
mika kuoppala
5
16.13%
1
20.00%
jani nikula
jani nikula
2
6.45%
1
20.00%
Total
31
100.00%
5
100.00%



static void i8xx_irq_preinstall(struct drm_device * dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	int pipe;

	for_each_pipe(dev_priv, pipe)
		I915_WRITE(PIPESTAT(pipe), 0);
	I915_WRITE16(IMR, 0xffff);
	I915_WRITE16(IER, 0x0);
	POSTING_READ16(IER);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
49
84.48%
1
25.00%
mika kuoppala
mika kuoppala
5
8.62%
1
25.00%
damien lespiau
damien lespiau
2
3.45%
1
25.00%
jani nikula
jani nikula
2
3.45%
1
25.00%
Total
58
100.00%
4
100.00%



static int i8xx_irq_postinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	I915_WRITE16(EMR,
		     ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH));

	/* Unmask the interrupts that we always want on. */
	dev_priv->irq_mask =
		~(I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
		  I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
		  I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
		  I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT);
	I915_WRITE16(IMR, dev_priv->irq_mask);

	I915_WRITE16(IER,
		     I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
		     I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
		     I915_USER_INTERRUPT);
	POSTING_READ16(IER);

	/* Interrupt setup is already guaranteed to be single-threaded, this is
         * just to make the assert_spin_locked check happy. */
	spin_lock_irq(&dev_priv->irq_lock);
	i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS);
	i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS);
	spin_unlock_irq(&dev_priv->irq_lock);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
69
62.16%
1
14.29%
daniel vetter
daniel vetter
33
29.73%
3
42.86%
mika kuoppala
mika kuoppala
5
4.50%
1
14.29%
jani nikula
jani nikula
2
1.80%
1
14.29%
imre deak
imre deak
2
1.80%
1
14.29%
Total
111
100.00%
7
100.00%

/*
 * Returns true when a page flip has completed.
 */


static bool i8xx_handle_vblank(struct drm_device *dev,
			       int plane, int pipe, u32 iir)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u16 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane);

	if (!intel_pipe_handle_vblank(dev, pipe))
		return false;

	if ((iir & flip_pending) == 0)
		goto check_page_flip;

	/* We detect FlipDone by looking for the change in PendingFlip from '1'
         * to '0' on the following vblank, i.e. IIR has the Pendingflip
         * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence
         * the flip is completed (no longer pending). Since this doesn't raise
         * an interrupt per se, we watch for the change at vblank.
         */
	if (I915_READ16(ISR) & flip_pending)
		goto check_page_flip;

	intel_prepare_page_flip(dev, plane);
	intel_finish_page_flip(dev, pipe);
	return true;

check_page_flip:
	intel_check_page_flip(dev, pipe);
	return false;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
78
74.29%
4
57.14%
chris wilson
chris wilson
18
17.14%
1
14.29%
mika kuoppala
mika kuoppala
7
6.67%
1
14.29%
jani nikula
jani nikula
2
1.90%
1
14.29%
Total
105
100.00%
7
100.00%



static irqreturn_t i8xx_irq_handler(int irq, void *arg)
{
	struct drm_device *dev = arg;
	struct drm_i915_private *dev_priv = dev->dev_private;
	u16 iir, new_iir;
	u32 pipe_stats[2];
	int pipe;
	u16 flip_mask =
		I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
		I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT;
	irqreturn_t ret;

	if (!intel_irqs_enabled(dev_priv))
		return IRQ_NONE;

	/* IRQs are synced during runtime_suspend, we don't require a wakeref */
	disable_rpm_wakeref_asserts(dev_priv);

	ret = IRQ_NONE;
	iir = I915_READ16(IIR);
	if (iir == 0)
		goto out;

	while (iir & ~flip_mask) {
		/* Can't rely on pipestat interrupt bit in iir as it might
                 * have been cleared after the pipestat interrupt was received.
                 * It doesn't set the bit in iir again, but it still produces
                 * interrupts (for non-MSI).
                 */
		spin_lock(&dev_priv->irq_lock);
		if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT)
			DRM_DEBUG("Command parser error, iir 0x%08x\n", iir);

		for_each_pipe(dev_priv, pipe) {
			i915_reg_t reg = PIPESTAT(pipe);
			pipe_stats[pipe] = I915_READ(reg);

			/*
                         * Clear the PIPE*STAT regs before the IIR
                         */
			if (pipe_stats[pipe] & 0x8000ffff)
				I915_WRITE(reg, pipe_stats[pipe]);
		}
		spin_unlock(&dev_priv->irq_lock);

		I915_WRITE16(IIR, iir & ~flip_mask);
		new_iir = I915_READ16(IIR); /* Flush posted writes */

		if (iir & I915_USER_INTERRUPT)
			notify_ring(&dev_priv->engine[RCS]);

		for_each_pipe(dev_priv, pipe) {
			int plane = pipe;
			if (HAS_FBC(dev))
				plane = !plane;

			if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS &&
			    i8xx_handle_vblank(dev, plane, pipe, iir))
				flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(plane);

			if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS)
				i9xx_pipe_crc_irq_handler(dev, pipe);

			if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS)
				intel_cpu_fifo_underrun_irq_handler(dev_priv,
								    pipe);
		}

		iir = new_iir;
	}
	ret = IRQ_HANDLED;

out:
	enable_rpm_wakeref_asserts(dev_priv);

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
188
60.06%
1
4.35%
ville syrjala
ville syrjala
42
13.42%
5
21.74%
imre deak
imre deak
39
12.46%
2
8.70%
daniel vetter
daniel vetter
24
7.67%
7
30.43%
mika kuoppala
mika kuoppala
9
2.88%
2
8.70%
damien lespiau
damien lespiau
4
1.28%
1
4.35%
zhenyu wang
zhenyu wang
3
0.96%
2
8.70%
jani nikula
jani nikula
2
0.64%
1
4.35%
keith packard
keith packard
1
0.32%
1
4.35%
tvrtko ursulin
tvrtko ursulin
1
0.32%
1
4.35%
Total
313
100.00%
23
100.00%



static void i8xx_irq_uninstall(struct drm_device * dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	int pipe;

	for_each_pipe(dev_priv, pipe) {
		/* Clear enable bits; then clear status bits */
		I915_WRITE(PIPESTAT(pipe), 0);
		I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe)));
	}
	I915_WRITE16(IMR, 0xffff);
	I915_WRITE16(IER, 0x0);
	I915_WRITE16(IIR, I915_READ16(IIR));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
43
52.44%
2
28.57%
chris wilson
chris wilson
27
32.93%
1
14.29%
mika kuoppala
mika kuoppala
5
6.10%
1
14.29%
keith packard
keith packard
3
3.66%
1
14.29%
damien lespiau
damien lespiau
2
2.44%
1
14.29%
jani nikula
jani nikula
2
2.44%
1
14.29%
Total
82
100.00%
7
100.00%



static void i915_irq_preinstall(struct drm_device * dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	int pipe;

	if (I915_HAS_HOTPLUG(dev)) {
		i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);
		I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));
	}

	I915_WRITE16(HWSTAM, 0xeffe);
	for_each_pipe(dev_priv, pipe)
		I915_WRITE(PIPESTAT(pipe), 0);
	I915_WRITE(IMR, 0xffffffff);
	I915_WRITE(IER, 0x0);
	POSTING_READ(IER);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
36
38.71%
4
25.00%
dave airlie
dave airlie
25
26.88%
2
12.50%
keith packard
keith packard
13
13.98%
1
6.25%
mika kuoppala
mika kuoppala
5
5.38%
1
6.25%
egbert eich
egbert eich
4
4.30%
1
6.25%
chris wilson
chris wilson
3
3.23%
3
18.75%
zhenyu wang
zhenyu wang
2
2.15%
1
6.25%
damien lespiau
damien lespiau
2
2.15%
1
6.25%
jani nikula
jani nikula
2
2.15%
1
6.25%
eric anholt
eric anholt
1
1.08%
1
6.25%
Total
93
100.00%
16
100.00%



static int i915_irq_postinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 enable_mask;

	I915_WRITE(EMR, ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH));

	/* Unmask the interrupts that we always want on. */
	dev_priv->irq_mask =
		~(I915_ASLE_INTERRUPT |
		  I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
		  I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
		  I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
		  I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT);

	enable_mask =
		I915_ASLE_INTERRUPT |
		I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
		I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
		I915_USER_INTERRUPT;

	if (I915_HAS_HOTPLUG(dev)) {
		i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);
		POSTING_READ(PORT_HOTPLUG_EN);

		/* Enable in IER... */
		enable_mask |= I915_DISPLAY_PORT_INTERRUPT;
		/* and unmask in IMR */
		dev_priv->irq_mask &= ~I915_DISPLAY_PORT_INTERRUPT;
	}

	I915_WRITE(IMR, dev_priv->irq_mask);
	I915_WRITE(IER, enable_mask);
	POSTING_READ(IER);

	i915_enable_asle_pipestat(dev);

	/* Interrupt setup is already guaranteed to be single-threaded, this is
         * just to make the assert_spin_locked check happy. */
	spin_lock_irq(&dev_priv->irq_lock);
	i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS);
	i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS);
	spin_unlock_irq(&dev_priv->irq_lock);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
51
31.29%
4
22.22%
chris wilson
chris wilson
44
26.99%
4
22.22%
adam jackson
adam jackson
32
19.63%
1
5.56%
jesse barnes
jesse barnes
12
7.36%
2
11.11%
dave airlie
dave airlie
10
6.13%
2
11.11%
mika kuoppala
mika kuoppala
5
3.07%
1
5.56%
egbert eich
egbert eich
4
2.45%
1
5.56%
jani nikula
jani nikula
3
1.84%
2
11.11%
imre deak
imre deak
2
1.23%
1
5.56%
Total
163
100.00%
18
100.00%

/*
 * Returns true when a page flip has completed.
 */


static bool i915_handle_vblank(struct drm_device *dev,
			       int plane, int pipe, u32 iir)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane);

	if (!intel_pipe_handle_vblank(dev, pipe))
		return false;

	if ((iir & flip_pending) == 0)
		goto check_page_flip;

	/* We detect FlipDone by looking for the change in PendingFlip from '1'
         * to '0' on the following vblank, i.e. IIR has the Pendingflip
         * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence
         * the flip is completed (no longer pending). Since this doesn't raise
         * an interrupt per se, we watch for the change at vblank.
         */
	if (I915_READ(ISR) & flip_pending)
		goto check_page_flip;

	intel_prepare_page_flip(dev, plane);
	intel_finish_page_flip(dev, pipe);
	return true;

check_page_flip:
	intel_check_page_flip(dev, pipe);
	return false;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
77
73.33%
3
50.00%
chris wilson
chris wilson
18
17.14%
1
16.67%
mika kuoppala
mika kuoppala
8
7.62%
1
16.67%
jani nikula
jani nikula
2
1.90%
1
16.67%
Total
105
100.00%
6
100.00%



static irqreturn_t i915_irq_handler(int irq, void *arg)
{
	struct drm_device *dev = arg;
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 iir, new_iir, pipe_stats[I915_MAX_PIPES];
	u32 flip_mask =
		I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
		I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT;
	int pipe, ret = IRQ_NONE;

	if (!intel_irqs_enabled(dev_priv))
		return IRQ_NONE;

	/* IRQs are synced during runtime_suspend, we don't require a wakeref */
	disable_rpm_wakeref_asserts(dev_priv);

	iir = I915_READ(IIR);
	do {
		bool irq_received = (iir & ~flip_mask) != 0;
		bool blc_event = false;

		/* Can't rely on pipestat interrupt bit in iir as it might
                 * have been cleared after the pipestat interrupt was received.
                 * It doesn't set the bit in iir again, but it still produces
                 * interrupts (for non-MSI).
                 */
		spin_lock(&dev_priv->irq_lock);
		if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT)
			DRM_DEBUG("Command parser error, iir 0x%08x\n", iir);

		for_each_pipe(dev_priv, pipe) {
			i915_reg_t reg = PIPESTAT(pipe);
			pipe_stats[pipe] = I915_READ(reg);

			/* Clear the PIPE*STAT regs before the IIR */
			if (pipe_stats[pipe] & 0x8000ffff) {
				I915_WRITE(reg, pipe_stats[pipe]);
				irq_received = true;
			}
		}
		spin_unlock(&dev_priv->irq_lock);

		if (!irq_received)
			break;

		/* Consume port.  Then clear IIR or we'll miss events */
		if (I915_HAS_HOTPLUG(dev) &&
		    iir & I915_DISPLAY_PORT_INTERRUPT) {
			u32 hotplug_status = i9xx_hpd_irq_ack(dev_priv);
			if (hotplug_status)
				i9xx_hpd_irq_handler(dev, hotplug_status);
		}

		I915_WRITE(IIR, iir & ~flip_mask);
		new_iir = I915_READ(IIR); /* Flush posted writes */

		if (iir & I915_USER_INTERRUPT)
			notify_ring(&dev_priv->engine[RCS]);

		for_each_pipe(dev_priv, pipe) {
			int plane = pipe;
			if (HAS_FBC(dev))
				plane = !plane;

			if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS &&
			    i915_handle_vblank(dev, plane, pipe, iir))
				flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(plane);

			if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS)
				blc_event = true;

			if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS)
				i9xx_pipe_crc_irq_handler(dev, pipe);

			if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS)
				intel_cpu_fifo_underrun_irq_handler(dev_priv,
								    pipe);
		}

		if (blc_event || (iir & I915_ASLE_INTERRUPT))
			intel_opregion_asle_intr(dev);

		/* With MSI, interrupts are only generated when iir
                 * transitions from zero to nonzero.  If another bit got
                 * set while we were handling the existing iir bits, then
                 * we would never get another interrupt.
                 *
                 * This is fine on non-MSI as well, as if we hit this path
                 * we avoid exiting the interrupt handler only to generate
                 * another one.
                 *
                 * Note that for MSI this could cause a stray interrupt report
                 * if an interrupt landed in the time between writing IIR and
                 * the posting read.  This should be rare enough to never
                 * trigger the 99% of 100,000 interrupts test for disabling
                 * stray interrupts.
                 */
		ret = IRQ_HANDLED;
		iir = new_iir;
	} while (iir & ~flip_mask);

	enable_rpm_wakeref_asserts(dev_priv);

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
227
58.06%
3
10.71%
jesse barnes
jesse barnes
39
9.97%
1
3.57%
ville syrjala
ville syrjala
38
9.72%
5
17.86%
daniel vetter
daniel vetter
28
7.16%
8
28.57%
imre deak
imre deak
22
5.63%
2
7.14%
mika kuoppala
mika kuoppala
13
3.32%
2
7.14%
zhenyu wang
zhenyu wang
8
2.05%
1
3.57%
keith packard
keith packard
6
1.53%
1
3.57%
damien lespiau
damien lespiau
4
1.02%
1
3.57%
jani nikula
jani nikula
2
0.51%
1
3.57%
egbert eich
egbert eich
2
0.51%
1
3.57%
tvrtko ursulin
tvrtko ursulin
1
0.26%
1
3.57%
dave airlie
dave airlie
1
0.26%
1
3.57%
Total
391
100.00%
28
100.00%



static void i915_irq_uninstall(struct drm_device * dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	int pipe;

	if (I915_HAS_HOTPLUG(dev)) {
		i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);
		I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));
	}

	I915_WRITE16(HWSTAM, 0xffff);
	for_each_pipe(dev_priv, pipe) {
		/* Clear enable bits; then clear status bits */
		I915_WRITE(PIPESTAT(pipe), 0);
		I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe)));
	}
	I915_WRITE(IMR, 0xffffffff);
	I915_WRITE(IER, 0x0);

	I915_WRITE(IIR, I915_READ(IIR));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
46
39.32%
4
25.00%
dave airlie
dave airlie
29
24.79%
3
18.75%
chris wilson
chris wilson
20
17.09%
3
18.75%
keith packard
keith packard
7
5.98%
1
6.25%
mika kuoppala
mika kuoppala
5
4.27%
1
6.25%
egbert eich
egbert eich
4
3.42%
1
6.25%
damien lespiau
damien lespiau
2
1.71%
1
6.25%
jani nikula
jani nikula
2
1.71%
1
6.25%
eric anholt
eric anholt
2
1.71%
1
6.25%
Total
117
100.00%
16
100.00%



static void i965_irq_preinstall(struct drm_device * dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	int pipe;

	i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);
	I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));

	I915_WRITE(HWSTAM, 0xeffe);
	for_each_pipe(dev_priv, pipe)
		I915_WRITE(PIPESTAT(pipe), 0);
	I915_WRITE(IMR, 0xffffffff);
	I915_WRITE(IER, 0x0);
	POSTING_READ(IER);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
71
84.52%
2
33.33%
mika kuoppala
mika kuoppala
5
5.95%
1
16.67%
egbert eich
egbert eich
4
4.76%
1
16.67%
jani nikula
jani nikula
2
2.38%
1
16.67%
damien lespiau
damien lespiau
2
2.38%
1
16.67%
Total
84
100.00%
6
100.00%



static int i965_irq_postinstall(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 enable_mask;
	u32 error_mask;

	/* Unmask the interrupts that we always want on. */
	dev_priv->irq_mask = ~(I915_ASLE_INTERRUPT |
			       I915_DISPLAY_PORT_INTERRUPT |
			       I915_DISPLAY_PIPE_A_EVENT_INTERRUPT |
			       I915_DISPLAY_PIPE_B_EVENT_INTERRUPT |
			       I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
			       I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT |
			       I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT);

	enable_mask = ~dev_priv->irq_mask;
	enable_mask &= ~(I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
			 I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT);
	enable_mask |= I915_USER_INTERRUPT;

	if (IS_G4X(dev))
		enable_mask |= I915_BSD_USER_INTERRUPT;

	/* Interrupt setup is already guaranteed to be single-threaded, this is
         * just to make the assert_spin_locked check happy. */
	spin_lock_irq(&dev_priv->irq_lock);
	i915_enable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS);
	i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS);
	i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS);
	spin_unlock_irq(&dev_priv->irq_lock);

	/*
         * Enable some error detection, note the instruction error mask
         * bit is reserved, so we leave it masked.
         */
	if (IS_G4X(dev)) {
		error_mask = ~(GM45_ERROR_PAGE_TABLE |
			       GM45_ERROR_MEM_PRIV |
			       GM45_ERROR_CP_PRIV |
			       I915_ERROR_MEMORY_REFRESH);
	} else {
		error_mask = ~(I915_ERROR_PAGE_TABLE |
			       I915_ERROR_MEMORY_REFRESH);
	}
	I915_WRITE(EMR, error_mask);

	I915_WRITE(IMR, dev_priv->irq_mask);
	I915_WRITE(IER, enable_mask);
	POSTING_READ(IER);

	i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);
	POSTING_READ(PORT_HOTPLUG_EN);

	i915_enable_asle_pipestat(dev);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
125
60.10%
4
25.00%
daniel vetter
daniel vetter
59
28.37%
6
37.50%
ville syrjala
ville syrjala
9
4.33%
1
6.25%
mika kuoppala
mika kuoppala
5
2.40%
1
6.25%
egbert eich
egbert eich
4
1.92%
1
6.25%
jani nikula
jani nikula
3
1.44%
2
12.50%
imre deak
imre deak
3
1.44%
1
6.25%
Total
208
100.00%
16
100.00%



static void i915_hpd_irq_setup(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 hotplug_en;

	assert_spin_locked(&dev_priv->irq_lock);

	/* Note HDMI and DP share hotplug bits */
	/* enable bits are the same for all generations */
	hotplug_en = intel_hpd_enabled_irqs(dev, hpd_mask_i915);
	/* Programming the CRT detection parameters tends
           to generate a spurious hotplug event about three
           seconds later.  So just do it once.
        */
	if (IS_G4X(dev))
		hotplug_en |= CRT_HOTPLUG_ACTIVATION_PERIOD_64;
	hotplug_en |= CRT_HOTPLUG_VOLTAGE_COMPARE_50;

	/* Ignore TV since it's buggy */
	i915_hotplug_interrupt_update_locked(dev_priv,
					     HOTPLUG_INT_EN_MASK |
					     CRT_HOTPLUG_VOLTAGE_COMPARE_MASK |
					     CRT_HOTPLUG_ACTIVATION_PERIOD_64,
					     hotplug_en);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
24
33.33%
3
23.08%
daniel vetter
daniel vetter
22
30.56%
2
15.38%
egbert eich
egbert eich
11
15.28%
3
23.08%
ville syrjala
ville syrjala
6
8.33%
2
15.38%
mika kuoppala
mika kuoppala
5
6.94%
1
7.69%
jani nikula
jani nikula
4
5.56%
2
15.38%
Total
72
100.00%
13
100.00%



static irqreturn_t i965_irq_handler(int irq, void *arg)
{
	struct drm_device *dev = arg;
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 iir, new_iir;
	u32 pipe_stats[I915_MAX_PIPES];
	int ret = IRQ_NONE, pipe;
	u32 flip_mask =
		I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT |
		I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT;

	if (!intel_irqs_enabled(dev_priv))
		return IRQ_NONE;

	/* IRQs are synced during runtime_suspend, we don't require a wakeref */
	disable_rpm_wakeref_asserts(dev_priv);

	iir = I915_READ(IIR);

	for (;;) {
		bool irq_received = (iir & ~flip_mask) != 0;
		bool blc_event = false;

		/* Can't rely on pipestat interrupt bit in iir as it might
                 * have been cleared after the pipestat interrupt was received.
                 * It doesn't set the bit in iir again, but it still produces
                 * interrupts (for non-MSI).
                 */
		spin_lock(&dev_priv->irq_lock);
		if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT)
			DRM_DEBUG("Command parser error, iir 0x%08x\n", iir);

		for_each_pipe(dev_priv, pipe) {
			i915_reg_t reg = PIPESTAT(pipe);
			pipe_stats[pipe] = I915_READ(reg);

			/*
                         * Clear the PIPE*STAT regs before the IIR
                         */
			if (pipe_stats[pipe] & 0x8000ffff) {
				I915_WRITE(reg, pipe_stats[pipe]);
				irq_received = true;
			}
		}
		spin_unlock(&dev_priv->irq_lock);

		if (!irq_received)
			break;

		ret = IRQ_HANDLED;

		/* Consume port.  Then clear IIR or we'll miss events */
		if (iir & I915_DISPLAY_PORT_INTERRUPT) {
			u32 hotplug_status = i9xx_hpd_irq_ack(dev_priv);
			if (hotplug_status)
				i9xx_hpd_irq_handler(dev, hotplug_status);
		}

		I915_WRITE(IIR, iir & ~flip_mask);
		new_iir = I915_READ(IIR); /* Flush posted writes */

		if (iir & I915_USER_INTERRUPT)
			notify_ring(&dev_priv->engine[RCS]);
		if (iir & I915_BSD_USER_INTERRUPT)
			notify_ring(&dev_priv->engine[VCS]);

		for_each_pipe(dev_priv, pipe) {
			if (pipe_stats[pipe] & PIPE_START_VBLANK_INTERRUPT_STATUS &&
			    i915_handle_vblank(dev, pipe, pipe, iir))
				flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(pipe);

			if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS)
				blc_event = true;

			if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS)
				i9xx_pipe_crc_irq_handler(dev, pipe);

			if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS)
				intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe);
		}

		if (blc_event || (iir & I915_ASLE_INTERRUPT))
			intel_opregion_asle_intr(dev);

		if (pipe_stats[0] & PIPE_GMBUS_INTERRUPT_STATUS)
			gmbus_irq_handler(dev);

		/* With MSI, interrupts are only generated when iir
                 * transitions from zero to nonzero.  If another bit got
                 * set while we were handling the existing iir bits, then
                 * we would never get another interrupt.
                 *
                 * This is fine on non-MSI as well, as if we hit this path
                 * we avoid exiting the interrupt handler only to generate
                 * another one.
                 *
                 * Note that for MSI this could cause a stray interrupt report
                 * if an interrupt landed in the time between writing IIR and
                 * the posting read.  This should be rare enough to never
                 * trigger the 99% of 100,000 interrupts test for disabling
                 * stray interrupts.
                 */
		iir = new_iir;
	}

	enable_rpm_wakeref_asserts(dev_priv);

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
chris wilson
chris wilson
245
61.71%
3
12.00%
ville syrjala
ville syrjala
66
16.62%
7
28.00%
daniel vetter
daniel vetter
45
11.34%
8
32.00%
imre deak
imre deak
22
5.54%
2
8.00%
mika kuoppala
mika kuoppala
11
2.77%
2
8.00%
damien lespiau
damien lespiau
4
1.01%
1
4.00%
jani nikula
jani nikula
2
0.50%
1
4.00%
tvrtko ursulin
tvrtko ursulin
2
0.50%
1
4.00%
Total
397
100.00%
25
100.00%



static void i965_irq_uninstall(struct drm_device * dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	int pipe;

	if (!dev_priv)
		return;

	i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0);
	I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT));

	I915_WRITE(HWSTAM, 0xffffffff);
	for_each_pipe(dev_priv, pipe)
		I915_WRITE(PIPESTAT(pipe), 0);
	I915_WRITE(IMR, 0xffffffff);
	I915_WRITE(IER, 0x0);

	for_each_pipe(dev_priv, pipe)
		I915_WRITE(PIPESTAT(pipe),
			   I915_READ(PIPESTAT(pipe)) & 0x8000ffff);
	I915_WRITE(IIR, I915_READ(IIR));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jani nikula
jani nikula
55
46.22%
2
25.00%
chris wilson
chris wilson
40
33.61%
2
25.00%
egbert eich
egbert eich
16
13.45%
2
25.00%
mika kuoppala
mika kuoppala
5
4.20%
1
12.50%
imre deak
imre deak
3
2.52%
1
12.50%
Total
119
100.00%
8
100.00%

/**
 * intel_irq_init - initializes irq support
 * @dev_priv: i915 device instance
 *
 * This function initializes all the irq support including work items, timers
 * and all the vtables. It does not setup the interrupt itself though.
 */


void intel_irq_init(struct drm_i915_private *dev_priv)
{
	struct drm_device *dev = dev_priv->dev;

	intel_hpd_init_work(dev_priv);

	INIT_WORK(&dev_priv->rps.work, gen6_pm_rps_work);
	INIT_WORK(&dev_priv->l3_parity.error_work, ivybridge_parity_work);

	/* Let's track the enabled rps events */
	if (IS_VALLEYVIEW(dev_priv))
		/* WaGsvRC0ResidencyMethod:vlv */
		dev_priv->pm_rps_events = GEN6_PM_RP_DOWN_EI_EXPIRED | GEN6_PM_RP_UP_EI_EXPIRED;
	else
		dev_priv->pm_rps_events = GEN6_PM_RPS_EVENTS;

	INIT_DELAYED_WORK(&dev_priv->gpu_error.hangcheck_work,
			  i915_hangcheck_elapsed);

	if (IS_GEN2(dev_priv)) {
		dev->max_vblank_count = 0;
		dev->driver->get_vblank_counter = i8xx_get_vblank_counter;
	} else if (IS_G4X(dev_priv) || INTEL_INFO(dev_priv)->gen >= 5) {
		dev->max_vblank_count = 0xffffffff; /* full 32 bit counter */
		dev->driver->get_vblank_counter = g4x_get_vblank_counter;
	} else {
		dev->driver->get_vblank_counter = i915_get_vblank_counter;
		dev->max_vblank_count = 0xffffff; /* only 24 bits of frame count */
	}

	/*
         * Opt out of the vblank disable timer on everything except gen2.
         * Gen2 doesn't have a hardware frame counter and so depends on
         * vblank interrupts to produce sane vblank seuquence numbers.
         */
	if (!IS_GEN2(dev_priv))
		dev->vblank_disable_immediate = true;

	dev->driver->get_vblank_timestamp = i915_get_vblank_timestamp;
	dev->driver->get_scanout_position = i915_get_crtc_scanoutpos;

	if (IS_CHERRYVIEW(dev_priv)) {
		dev->driver->irq_handler = cherryview_irq_handler;
		dev->driver->irq_preinstall = cherryview_irq_preinstall;
		dev->driver->irq_postinstall = cherryview_irq_postinstall;
		dev->driver->irq_uninstall = cherryview_irq_uninstall;
		dev->driver->enable_vblank = valleyview_enable_vblank;
		dev->driver->disable_vblank = valleyview_disable_vblank;
		dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup;
	} else if (IS_VALLEYVIEW(dev_priv)) {
		dev->driver->irq_handler = valleyview_irq_handler;
		dev->driver->irq_preinstall = valleyview_irq_preinstall;
		dev->driver->irq_postinstall = valleyview_irq_postinstall;
		dev->driver->irq_uninstall = valleyview_irq_uninstall;
		dev->driver->enable_vblank = valleyview_enable_vblank;
		dev->driver->disable_vblank = valleyview_disable_vblank;
		dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup;
	} else if (INTEL_INFO(dev_priv)->gen >= 8) {
		dev->driver->irq_handler = gen8_irq_handler;
		dev->driver->irq_preinstall = gen8_irq_reset;
		dev->driver->irq_postinstall = gen8_irq_postinstall;
		dev->driver->irq_uninstall = gen8_irq_uninstall;
		dev->driver->enable_vblank = gen8_enable_vblank;
		dev->driver->disable_vblank = gen8_disable_vblank;
		if (IS_BROXTON(dev))
			dev_priv->display.hpd_irq_setup = bxt_hpd_irq_setup;
		else if (HAS_PCH_SPT(dev) || HAS_PCH_KBP(dev))
			dev_priv->display.hpd_irq_setup = spt_hpd_irq_setup;
		else
			dev_priv->display.hpd_irq_setup = ilk_hpd_irq_setup;
	} else if (HAS_PCH_SPLIT(dev)) {
		dev->driver->irq_handler = ironlake_irq_handler;
		dev->driver->irq_preinstall = ironlake_irq_reset;
		dev->driver->irq_postinstall = ironlake_irq_postinstall;
		dev->driver->irq_uninstall = ironlake_irq_uninstall;
		dev->driver->enable_vblank = ironlake_enable_vblank;
		dev->driver->disable_vblank = ironlake_disable_vblank;
		dev_priv->display.hpd_irq_setup = ilk_hpd_irq_setup;
	} else {
		if (INTEL_INFO(dev_priv)->gen == 2) {
			dev->driver->irq_preinstall = i8xx_irq_preinstall;
			dev->driver->irq_postinstall = i8xx_irq_postinstall;
			dev->driver->irq_handler = i8xx_irq_handler;
			dev->driver->irq_uninstall = i8xx_irq_uninstall;
		} else if (INTEL_INFO(dev_priv)->gen == 3) {
			dev->driver->irq_preinstall = i915_irq_preinstall;
			dev->driver->irq_postinstall = i915_irq_postinstall;
			dev->driver->irq_uninstall = i915_irq_uninstall;
			dev->driver->irq_handler = i915_irq_handler;
		} else {
			dev->driver->irq_preinstall = i965_irq_preinstall;
			dev->driver->irq_postinstall = i965_irq_postinstall;
			dev->driver->irq_uninstall = i965_irq_uninstall;
			dev->driver->irq_handler = i965_irq_handler;
		}
		if (I915_HAS_HOTPLUG(dev_priv))
			dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup;
		dev->driver->enable_vblank = i915_enable_vblank;
		dev->driver->disable_vblank = i915_disable_vblank;
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
jesse barnes
jesse barnes
205
31.35%
2
5.41%
ville syrjala
ville syrjala
157
24.01%
10
27.03%
chris wilson
chris wilson
110
16.82%
5
13.51%
ben widawsky
ben widawsky
62
9.48%
1
2.70%
daniel vetter
daniel vetter
57
8.72%
8
21.62%
deepak s
deepak s
20
3.06%
2
5.41%
shashank sharma
shashank sharma
14
2.14%
1
2.70%
dave airlie
dave airlie
7
1.07%
1
2.70%
eugeni dodonov
eugeni dodonov
5
0.76%
1
2.70%
damien lespiau
damien lespiau
5
0.76%
1
2.70%
rodrigo vivi
rodrigo vivi
5
0.76%
1
2.70%
mika kuoppala
mika kuoppala
4
0.61%
1
2.70%
egbert eich
egbert eich
2
0.31%
2
5.41%
jani nikula
jani nikula
1
0.15%
1
2.70%
Total
654
100.00%
37
100.00%

/**
 * intel_irq_install - enables the hardware interrupt
 * @dev_priv: i915 device instance
 *
 * This function enables the hardware interrupt handling, but leaves the hotplug
 * handling still disabled. It is called after intel_irq_init().
 *
 * In the driver load and resume code we need working interrupts in a few places
 * but don't want to deal with the hassle of concurrent probe and hotplug
 * workers. Hence the split into this two-stage approach.
 */


int intel_irq_install(struct drm_i915_private *dev_priv)
{
	/*
         * We enable some interrupt sources in our postinstall hooks, so mark
         * interrupts as enabled _before_ actually enabling them to avoid
         * special cases in our ordering checks.
         */
	dev_priv->pm.irqs_enabled = true;

	return drm_irq_install(dev_priv->dev, dev_priv->dev->pdev->irq);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
35
100.00%
1
100.00%
Total
35
100.00%
1
100.00%

/**
 * intel_irq_uninstall - finilizes all irq handling
 * @dev_priv: i915 device instance
 *
 * This stops interrupt and hotplug handling and unregisters and frees all
 * resources acquired in the init functions.
 */


void intel_irq_uninstall(struct drm_i915_private *dev_priv)
{
	drm_irq_uninstall(dev_priv->dev);
	intel_hpd_cancel_work(dev_priv);
	dev_priv->pm.irqs_enabled = false;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel vetter
daniel vetter
30
100.00%
1
100.00%
Total
30
100.00%
1
100.00%

/**
 * intel_runtime_pm_disable_interrupts - runtime interrupt disabling
 * @dev_priv: i915 device instance
 *
 * This function is used to disable interrupts at runtime, both in the runtime
 * pm and the system suspend/resume code.
 */


void intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv)
{
	dev_priv->dev->driver->irq_uninstall(dev_priv->dev);
	dev_priv->pm.irqs_enabled = false;
	synchronize_irq(dev_priv->dev->irq);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
25
62.50%
3
50.00%
imre deak
imre deak
9
22.50%
1
16.67%
daniel vetter
daniel vetter
6
15.00%
2
33.33%
Total
40
100.00%
6
100.00%

/**
 * intel_runtime_pm_enable_interrupts - runtime interrupt enabling
 * @dev_priv: i915 device instance
 *
 * This function is used to enable interrupts at runtime, both in the runtime
 * pm and the system suspend/resume code.
 */


void intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv)
{
	dev_priv->pm.irqs_enabled = true;
	dev_priv->dev->driver->irq_preinstall(dev_priv->dev);
	dev_priv->dev->driver->irq_postinstall(dev_priv->dev);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
paulo zanoni
paulo zanoni
31
70.45%
3
60.00%
daniel vetter
daniel vetter
13
29.55%
2
40.00%
Total
44
100.00%
5
100.00%

Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
ville syrjala
ville syrjala
4037
21.39%
94
19.18%
chris wilson
chris wilson
2351
12.46%
53
10.82%
daniel vetter
daniel vetter
1834
9.72%
91
18.57%
jesse barnes
jesse barnes
1826
9.68%
21
4.29%
imre deak
imre deak
1281
6.79%
27
5.51%
jani nikula
jani nikula
1264
6.70%
17
3.47%
paulo zanoni
paulo zanoni
1250
6.62%
36
7.35%
ben widawsky
ben widawsky
1178
6.24%
18
3.67%
mika kuoppala
mika kuoppala
664
3.52%
14
2.86%
egbert eich
egbert eich
485
2.57%
11
2.24%
tvrtko ursulin
tvrtko ursulin
350
1.85%
9
1.84%
dave airlie
dave airlie
260
1.38%
11
2.24%
mario kleiner
mario kleiner
260
1.38%
2
0.41%
damien lespiau
damien lespiau
223
1.18%
14
2.86%
shashank sharma
shashank sharma
198
1.05%
4
0.82%
oscar mateo
oscar mateo
176
0.93%
7
1.43%
rodrigo vivi
rodrigo vivi
143
0.76%
3
0.61%
adam jackson
adam jackson
138
0.73%
2
0.41%
shuang he
shuang he
128
0.68%
1
0.20%
keith packard
keith packard
114
0.60%
7
1.43%
eric anholt
eric anholt
94
0.50%
5
1.02%
deepak s
deepak s
86
0.46%
3
0.61%
shubhangi shrivastava
shubhangi shrivastava
72
0.38%
1
0.20%
zhenyu wang
zhenyu wang
71
0.38%
3
0.61%
xiong zhang
xiong zhang
69
0.37%
1
0.20%
nicholas hoath
nicholas hoath
44
0.23%
1
0.20%
yakui zhao
yakui zhao
40
0.21%
2
0.41%
simon farnsworth
simon farnsworth
30
0.16%
1
0.20%
zou nan hai
zou nan hai
26
0.14%
4
0.82%
ben gamari
ben gamari
21
0.11%
1
0.20%
michel daenzer
michel daenzer
20
0.11%
3
0.61%
tomas elf
tomas elf
20
0.11%
2
0.41%
thierry reding
thierry reding
16
0.08%
1
0.20%
wayne boyer
wayne boyer
15
0.08%
1
0.20%
arun siluvery
arun siluvery
14
0.07%
1
0.20%
kristian hogsberg
kristian hogsberg
12
0.06%
1
0.20%
maarten lankhorst
maarten lankhorst
12
0.06%
2
0.41%
dave gordon
dave gordon
9
0.05%
1
0.20%
sonika jindal
sonika jindal
8
0.04%
2
0.41%
joe perches
joe perches
7
0.04%
1
0.20%
ander conselvan de oliveira
ander conselvan de oliveira
5
0.03%
2
0.41%
eugeni dodonov
eugeni dodonov
5
0.03%
1
0.20%
li peng
li peng
3
0.02%
1
0.20%
tejun heo
tejun heo
3
0.02%
1
0.20%
david howells
david howells
2
0.01%
1
0.20%
armin c reese
armin c reese
2
0.01%
1
0.20%
javier martinez canillas
javier martinez canillas
2
0.01%
1
0.20%
john harrison
john harrison
1
0.01%
1
0.20%
haihao xiang
haihao xiang
1
0.01%
1
0.20%
peter zijlstra
peter zijlstra
1
0.01%
1
0.20%
Total
18871
100.00%
490
100.00%
  
Directory: drivers/gpu/drm/i915

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.