Release 4.7 drivers/gpu/drm/i915/intel_i2c.c
  
  
/*
 * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
 * Copyright © 2006-2008,2010 Intel Corporation
 *   Jesse Barnes <jesse.barnes@intel.com>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * Authors:
 *      Eric Anholt <eric@anholt.net>
 *      Chris Wilson <chris@chris-wilson.co.uk>
 */
#include <linux/i2c.h>
#include <linux/i2c-algo-bit.h>
#include <linux/export.h>
#include <drm/drmP.h>
#include "intel_drv.h"
#include <drm/i915_drm.h>
#include "i915_drv.h"
struct gmbus_pin {
	
const char *name;
	
i915_reg_t reg;
};
/* Map gmbus pin pairs to names and registers. */
static const struct gmbus_pin gmbus_pins[] = {
	[GMBUS_PIN_SSC] = { "ssc", GPIOB },
	[GMBUS_PIN_VGADDC] = { "vga", GPIOA },
	[GMBUS_PIN_PANEL] = { "panel", GPIOC },
	[GMBUS_PIN_DPC] = { "dpc", GPIOD },
	[GMBUS_PIN_DPB] = { "dpb", GPIOE },
	[GMBUS_PIN_DPD] = { "dpd", GPIOF },
};
static const struct gmbus_pin gmbus_pins_bdw[] = {
	[GMBUS_PIN_VGADDC] = { "vga", GPIOA },
	[GMBUS_PIN_DPC] = { "dpc", GPIOD },
	[GMBUS_PIN_DPB] = { "dpb", GPIOE },
	[GMBUS_PIN_DPD] = { "dpd", GPIOF },
};
static const struct gmbus_pin gmbus_pins_skl[] = {
	[GMBUS_PIN_DPC] = { "dpc", GPIOD },
	[GMBUS_PIN_DPB] = { "dpb", GPIOE },
	[GMBUS_PIN_DPD] = { "dpd", GPIOF },
};
static const struct gmbus_pin gmbus_pins_bxt[] = {
	[GMBUS_PIN_1_BXT] = { "dpb", GPIOB },
	[GMBUS_PIN_2_BXT] = { "dpc", GPIOC },
	[GMBUS_PIN_3_BXT] = { "misc", GPIOD },
};
/* pin is expected to be valid */
static const struct gmbus_pin *get_gmbus_pin(struct drm_i915_private *dev_priv,
					     unsigned int pin)
{
	if (IS_BROXTON(dev_priv))
		return &gmbus_pins_bxt[pin];
	else if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv))
		return &gmbus_pins_skl[pin];
	else if (IS_BROADWELL(dev_priv))
		return &gmbus_pins_bdw[pin];
	else
		return &gmbus_pins[pin];
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| jani nikula | jani nikula | 70 | 93.33% | 3 | 75.00% | 
| rodrigo vivi | rodrigo vivi | 5 | 6.67% | 1 | 25.00% | 
 | Total | 75 | 100.00% | 4 | 100.00% | 
bool intel_gmbus_is_valid_pin(struct drm_i915_private *dev_priv,
			      unsigned int pin)
{
	unsigned int size;
	if (IS_BROXTON(dev_priv))
		size = ARRAY_SIZE(gmbus_pins_bxt);
	else if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv))
		size = ARRAY_SIZE(gmbus_pins_skl);
	else if (IS_BROADWELL(dev_priv))
		size = ARRAY_SIZE(gmbus_pins_bdw);
	else
		size = ARRAY_SIZE(gmbus_pins);
	return pin < size &&
		i915_mmio_reg_valid(get_gmbus_pin(dev_priv, pin)->reg);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| jani nikula | jani nikula | 84 | 91.30% | 4 | 66.67% | 
| rodrigo vivi | rodrigo vivi | 5 | 5.43% | 1 | 16.67% | 
| ville syrjala | ville syrjala | 3 | 3.26% | 1 | 16.67% | 
 | Total | 92 | 100.00% | 6 | 100.00% | 
/* Intel GPIO access functions */
#define I2C_RISEFALL_TIME 10
static inline struct intel_gmbus *
to_intel_gmbus(struct i2c_adapter *i2c)
{
	return container_of(i2c, struct intel_gmbus, adapter);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| chris wilson | chris wilson | 25 | 100.00% | 1 | 100.00% | 
 | Total | 25 | 100.00% | 1 | 100.00% | 
void
intel_i2c_reset(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	I915_WRITE(GMBUS0, 0);
	I915_WRITE(GMBUS4, 0);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| li shaohua | li shaohua | 17 | 51.52% | 1 | 33.33% | 
| chris wilson | chris wilson | 9 | 27.27% | 1 | 33.33% | 
| daniel vetter | daniel vetter | 7 | 21.21% | 1 | 33.33% | 
 | Total | 33 | 100.00% | 3 | 100.00% | 
static void intel_i2c_quirk_set(struct drm_i915_private *dev_priv, bool enable)
{
	u32 val;
	/* When using bit bashing for I2C, this bit needs to be set to 1 */
	if (!IS_PINEVIEW(dev_priv))
		return;
	val = I915_READ(DSPCLK_GATE_D);
	if (enable)
		val |= DPCUNIT_CLOCK_GATE_DISABLE;
	else
		val &= ~DPCUNIT_CLOCK_GATE_DISABLE;
	I915_WRITE(DSPCLK_GATE_D, val);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| chris wilson | chris wilson | 32 | 58.18% | 2 | 40.00% | 
| li shaohua | li shaohua | 20 | 36.36% | 1 | 20.00% | 
| jesse barnes | jesse barnes | 2 | 3.64% | 1 | 20.00% | 
| adam jackson | adam jackson | 1 | 1.82% | 1 | 20.00% | 
 | Total | 55 | 100.00% | 5 | 100.00% | 
static u32 get_reserved(struct intel_gmbus *bus)
{
	struct drm_i915_private *dev_priv = bus->dev_priv;
	struct drm_device *dev = dev_priv->dev;
	u32 reserved = 0;
	/* On most chips, these bits must be preserved in software. */
	if (!IS_I830(dev) && !IS_845G(dev))
		reserved = I915_READ_NOTRACE(bus->gpio_reg) &
					     (GPIO_DATA_PULLUP_DISABLE |
					      GPIO_CLOCK_PULLUP_DISABLE);
	return reserved;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| chris wilson | chris wilson | 61 | 91.04% | 1 | 33.33% | 
| daniel vetter | daniel vetter | 5 | 7.46% | 1 | 33.33% | 
| yuanhan liu | yuanhan liu | 1 | 1.49% | 1 | 33.33% | 
 | Total | 67 | 100.00% | 3 | 100.00% | 
static int get_clock(void *data)
{
	struct intel_gmbus *bus = data;
	struct drm_i915_private *dev_priv = bus->dev_priv;
	u32 reserved = get_reserved(bus);
	I915_WRITE_NOTRACE(bus->gpio_reg, reserved | GPIO_CLOCK_DIR_MASK);
	I915_WRITE_NOTRACE(bus->gpio_reg, reserved);
	return (I915_READ_NOTRACE(bus->gpio_reg) & GPIO_CLOCK_VAL_IN) != 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| jesse barnes | jesse barnes | 30 | 44.12% | 1 | 16.67% | 
| chris wilson | chris wilson | 25 | 36.76% | 3 | 50.00% | 
| daniel vetter | daniel vetter | 10 | 14.71% | 1 | 16.67% | 
| yuanhan liu | yuanhan liu | 3 | 4.41% | 1 | 16.67% | 
 | Total | 68 | 100.00% | 6 | 100.00% | 
static int get_data(void *data)
{
	struct intel_gmbus *bus = data;
	struct drm_i915_private *dev_priv = bus->dev_priv;
	u32 reserved = get_reserved(bus);
	I915_WRITE_NOTRACE(bus->gpio_reg, reserved | GPIO_DATA_DIR_MASK);
	I915_WRITE_NOTRACE(bus->gpio_reg, reserved);
	return (I915_READ_NOTRACE(bus->gpio_reg) & GPIO_DATA_VAL_IN) != 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| jesse barnes | jesse barnes | 30 | 44.12% | 1 | 16.67% | 
| chris wilson | chris wilson | 25 | 36.76% | 3 | 50.00% | 
| daniel vetter | daniel vetter | 10 | 14.71% | 1 | 16.67% | 
| yuanhan liu | yuanhan liu | 3 | 4.41% | 1 | 16.67% | 
 | Total | 68 | 100.00% | 6 | 100.00% | 
static void set_clock(void *data, int state_high)
{
	struct intel_gmbus *bus = data;
	struct drm_i915_private *dev_priv = bus->dev_priv;
	u32 reserved = get_reserved(bus);
	u32 clock_bits;
	if (state_high)
		clock_bits = GPIO_CLOCK_DIR_IN | GPIO_CLOCK_DIR_MASK;
	else
		clock_bits = GPIO_CLOCK_DIR_OUT | GPIO_CLOCK_DIR_MASK |
			GPIO_CLOCK_VAL_MASK;
	I915_WRITE_NOTRACE(bus->gpio_reg, reserved | clock_bits);
	POSTING_READ(bus->gpio_reg);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| jesse barnes | jesse barnes | 57 | 74.03% | 1 | 12.50% | 
| chris wilson | chris wilson | 11 | 14.29% | 5 | 62.50% | 
| daniel vetter | daniel vetter | 8 | 10.39% | 1 | 12.50% | 
| yuanhan liu | yuanhan liu | 1 | 1.30% | 1 | 12.50% | 
 | Total | 77 | 100.00% | 8 | 100.00% | 
static void set_data(void *data, int state_high)
{
	struct intel_gmbus *bus = data;
	struct drm_i915_private *dev_priv = bus->dev_priv;
	u32 reserved = get_reserved(bus);
	u32 data_bits;
	if (state_high)
		data_bits = GPIO_DATA_DIR_IN | GPIO_DATA_DIR_MASK;
	else
		data_bits = GPIO_DATA_DIR_OUT | GPIO_DATA_DIR_MASK |
			GPIO_DATA_VAL_MASK;
	I915_WRITE_NOTRACE(bus->gpio_reg, reserved | data_bits);
	POSTING_READ(bus->gpio_reg);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| jesse barnes | jesse barnes | 57 | 74.03% | 1 | 12.50% | 
| chris wilson | chris wilson | 11 | 14.29% | 5 | 62.50% | 
| daniel vetter | daniel vetter | 8 | 10.39% | 1 | 12.50% | 
| yuanhan liu | yuanhan liu | 1 | 1.30% | 1 | 12.50% | 
 | Total | 77 | 100.00% | 8 | 100.00% | 
static int
intel_gpio_pre_xfer(struct i2c_adapter *adapter)
{
	struct intel_gmbus *bus = container_of(adapter,
					       struct intel_gmbus,
					       adapter);
	struct drm_i915_private *dev_priv = bus->dev_priv;
	intel_i2c_reset(dev_priv->dev);
	intel_i2c_quirk_set(dev_priv, true);
	set_data(bus, 1);
	set_clock(bus, 1);
	udelay(I2C_RISEFALL_TIME);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| daniel kurtz | daniel kurtz | 70 | 98.59% | 1 | 50.00% | 
| chris wilson | chris wilson | 1 | 1.41% | 1 | 50.00% | 
 | Total | 71 | 100.00% | 2 | 100.00% | 
static void
intel_gpio_post_xfer(struct i2c_adapter *adapter)
{
	struct intel_gmbus *bus = container_of(adapter,
					       struct intel_gmbus,
					       adapter);
	struct drm_i915_private *dev_priv = bus->dev_priv;
	set_data(bus, 1);
	set_clock(bus, 1);
	intel_i2c_quirk_set(dev_priv, false);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| daniel kurtz | daniel kurtz | 56 | 100.00% | 1 | 100.00% | 
 | Total | 56 | 100.00% | 1 | 100.00% | 
static void
intel_gpio_setup(struct intel_gmbus *bus, unsigned int pin)
{
	struct drm_i915_private *dev_priv = bus->dev_priv;
	struct i2c_algo_bit_data *algo;
	algo = &bus->bit_algo;
	bus->gpio_reg = _MMIO(dev_priv->gpio_mmio_base +
			      i915_mmio_reg_offset(get_gmbus_pin(dev_priv, pin)->reg));
	bus->adapter.algo_data = algo;
	algo->setsda = set_data;
	algo->setscl = set_clock;
	algo->getsda = get_data;
	algo->getscl = get_clock;
	algo->pre_xfer = intel_gpio_pre_xfer;
	algo->post_xfer = intel_gpio_post_xfer;
	algo->udelay = I2C_RISEFALL_TIME;
	algo->timeout = usecs_to_jiffies(2200);
	algo->data = bus;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| jesse barnes | jesse barnes | 49 | 39.52% | 1 | 7.14% | 
| daniel vetter | daniel vetter | 37 | 29.84% | 4 | 28.57% | 
| daniel kurtz | daniel kurtz | 17 | 13.71% | 2 | 14.29% | 
| jani nikula | jani nikula | 8 | 6.45% | 2 | 14.29% | 
| chris wilson | chris wilson | 6 | 4.84% | 3 | 21.43% | 
| ville syrjala | ville syrjala | 6 | 4.84% | 1 | 7.14% | 
| jean delvare | jean delvare | 1 | 0.81% | 1 | 7.14% | 
 | Total | 124 | 100.00% | 14 | 100.00% | 
static int
gmbus_wait_hw_status(struct drm_i915_private *dev_priv,
		     u32 gmbus2_status,
		     u32 gmbus4_irq_en)
{
	int i;
	u32 gmbus2 = 0;
	DEFINE_WAIT(wait);
	if (!HAS_GMBUS_IRQ(dev_priv))
		gmbus4_irq_en = 0;
	/* Important: The hw handles only the first bit, so set only one! Since
         * we also need to check for NAKs besides the hw ready/idle signal, we
         * need to wake up periodically and check that ourselves. */
	I915_WRITE(GMBUS4, gmbus4_irq_en);
	for (i = 0; i < msecs_to_jiffies_timeout(50); i++) {
		prepare_to_wait(&dev_priv->gmbus_wait_queue, &wait,
				TASK_UNINTERRUPTIBLE);
		gmbus2 = I915_READ_NOTRACE(GMBUS2);
		if (gmbus2 & (GMBUS_SATOER | gmbus2_status))
			break;
		schedule_timeout(1);
	}
	finish_wait(&dev_priv->gmbus_wait_queue, &wait);
	I915_WRITE(GMBUS4, 0);
	if (gmbus2 & GMBUS_SATOER)
		return -ENXIO;
	if (gmbus2 & gmbus2_status)
		return 0;
	return -ETIMEDOUT;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| daniel vetter | daniel vetter | 130 | 89.66% | 3 | 50.00% | 
| jiri kosina | jiri kosina | 12 | 8.28% | 1 | 16.67% | 
| chris wilson | chris wilson | 2 | 1.38% | 1 | 16.67% | 
| imre deak | imre deak | 1 | 0.69% | 1 | 16.67% | 
 | Total | 145 | 100.00% | 6 | 100.00% | 
static int
gmbus_wait_idle(struct drm_i915_private *dev_priv)
{
	int ret;
#define C ((I915_READ_NOTRACE(GMBUS2) & GMBUS_ACTIVE) == 0)
	if (!HAS_GMBUS_IRQ(dev_priv))
		return wait_for(C, 10);
	/* Important: The hw handles only the first bit, so set only one! */
	I915_WRITE(GMBUS4, GMBUS_IDLE_EN);
	ret = wait_event_timeout(dev_priv->gmbus_wait_queue, C,
				 msecs_to_jiffies_timeout(10));
	I915_WRITE(GMBUS4, 0);
	if (ret)
		return 0;
	else
		return -ETIMEDOUT;
#undef C
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| daniel vetter | daniel vetter | 76 | 95.00% | 2 | 50.00% | 
| imre deak | imre deak | 3 | 3.75% | 1 | 25.00% | 
| ville syrjala | ville syrjala | 1 | 1.25% | 1 | 25.00% | 
 | Total | 80 | 100.00% | 4 | 100.00% | 
static int
gmbus_xfer_read_chunk(struct drm_i915_private *dev_priv,
		      unsigned short addr, u8 *buf, unsigned int len,
		      u32 gmbus1_index)
{
	I915_WRITE(GMBUS1,
		   gmbus1_index |
		   GMBUS_CYCLE_WAIT |
		   (len << GMBUS_BYTE_COUNT_SHIFT) |
		   (addr << GMBUS_SLAVE_ADDR_SHIFT) |
		   GMBUS_SLAVE_READ | GMBUS_SW_RDY);
	while (len) {
		int ret;
		u32 val, loop = 0;
		ret = gmbus_wait_hw_status(dev_priv, GMBUS_HW_RDY,
					   GMBUS_HW_RDY_EN);
		if (ret)
			return ret;
		val = I915_READ(GMBUS3);
		do {
			*buf++ = val & 0xff;
			val >>= 8;
		} while (--len && ++loop < 4);
	}
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| chris wilson | chris wilson | 77 | 63.64% | 1 | 11.11% | 
| daniel kurtz | daniel kurtz | 25 | 20.66% | 4 | 44.44% | 
| dmitry torokhov | dmitry torokhov | 11 | 9.09% | 1 | 11.11% | 
| daniel vetter | daniel vetter | 8 | 6.61% | 3 | 33.33% | 
 | Total | 121 | 100.00% | 9 | 100.00% | 
static int
gmbus_xfer_read(struct drm_i915_private *dev_priv, struct i2c_msg *msg,
		u32 gmbus1_index)
{
	u8 *buf = msg->buf;
	unsigned int rx_size = msg->len;
	unsigned int len;
	int ret;
	do {
		len = min(rx_size, GMBUS_BYTE_COUNT_MAX);
		ret = gmbus_xfer_read_chunk(dev_priv, msg->addr,
					    buf, len, gmbus1_index);
		if (ret)
			return ret;
		rx_size -= len;
		buf += len;
	} while (rx_size != 0);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dmitry torokhov | dmitry torokhov | 74 | 77.08% | 1 | 33.33% | 
| daniel kurtz | daniel kurtz | 21 | 21.88% | 1 | 33.33% | 
| chris wilson | chris wilson | 1 | 1.04% | 1 | 33.33% | 
 | Total | 96 | 100.00% | 3 | 100.00% | 
static int
gmbus_xfer_write_chunk(struct drm_i915_private *dev_priv,
		       unsigned short addr, u8 *buf, unsigned int len)
{
	unsigned int chunk_size = len;
	u32 val, loop;
	val = loop = 0;
	while (len && loop < 4) {
		val |= *buf++ << (8 * loop++);
		len -= 1;
	}
	I915_WRITE(GMBUS3, val);
	I915_WRITE(GMBUS1,
		   GMBUS_CYCLE_WAIT |
		   (chunk_size << GMBUS_BYTE_COUNT_SHIFT) |
		   (addr << GMBUS_SLAVE_ADDR_SHIFT) |
		   GMBUS_SLAVE_WRITE | GMBUS_SW_RDY);
	while (len) {
		int ret;
		val = loop = 0;
		do {
			val |= *buf++ << (8 * loop);
		} while (--len && ++loop < 4);
		I915_WRITE(GMBUS3, val);
		ret = gmbus_wait_hw_status(dev_priv, GMBUS_HW_RDY,
					   GMBUS_HW_RDY_EN);
		if (ret)
			return ret;
	}
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| chris wilson | chris wilson | 98 | 59.04% | 2 | 20.00% | 
| daniel kurtz | daniel kurtz | 35 | 21.08% | 4 | 40.00% | 
| dmitry torokhov | dmitry torokhov | 25 | 15.06% | 1 | 10.00% | 
| daniel vetter | daniel vetter | 6 | 3.61% | 2 | 20.00% | 
| benson leung | benson leung | 2 | 1.20% | 1 | 10.00% | 
 | Total | 166 | 100.00% | 10 | 100.00% | 
static int
gmbus_xfer_write(struct drm_i915_private *dev_priv, struct i2c_msg *msg)
{
	u8 *buf = msg->buf;
	unsigned int tx_size = msg->len;
	unsigned int len;
	int ret;
	do {
		len = min(tx_size, GMBUS_BYTE_COUNT_MAX);
		ret = gmbus_xfer_write_chunk(dev_priv, msg->addr, buf, len);
		if (ret)
			return ret;
		buf += len;
		tx_size -= len;
	} while (tx_size != 0);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dmitry torokhov | dmitry torokhov | 91 | 100.00% | 1 | 100.00% | 
 | Total | 91 | 100.00% | 1 | 100.00% | 
/*
 * The gmbus controller can combine a 1 or 2 byte write with a read that
 * immediately follows it by using an "INDEX" cycle.
 */
static bool
gmbus_is_index_read(struct i2c_msg *msgs, int i, int num)
{
	return (i + 1 < num &&
		!(msgs[i].flags & I2C_M_RD) && msgs[i].len <= 2 &&
		(msgs[i + 1].flags & I2C_M_RD));
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| daniel kurtz | daniel kurtz | 60 | 100.00% | 1 | 100.00% | 
 | Total | 60 | 100.00% | 1 | 100.00% | 
static int
gmbus_xfer_index_read(struct drm_i915_private *dev_priv, struct i2c_msg *msgs)
{
	u32 gmbus1_index = 0;
	u32 gmbus5 = 0;
	int ret;
	if (msgs[0].len == 2)
		gmbus5 = GMBUS_2BYTE_INDEX_EN |
			 msgs[0].buf[1] | (msgs[0].buf[0] << 8);
	if (msgs[0].len == 1)
		gmbus1_index = GMBUS_CYCLE_INDEX |
			       (msgs[0].buf[0] << GMBUS_SLAVE_INDEX_SHIFT);
	/* GMBUS5 holds 16-bit index */
	if (gmbus5)
		I915_WRITE(GMBUS5, gmbus5);
	ret = gmbus_xfer_read(dev_priv, &msgs[1], gmbus1_index);
	/* Clear GMBUS5 after each index transfer */
	if (gmbus5)
		I915_WRITE(GMBUS5, 0);
	return ret;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| daniel kurtz | daniel kurtz | 139 | 100.00% | 1 | 100.00% | 
 | Total | 139 | 100.00% | 1 | 100.00% | 
static int
do_gmbus_xfer(struct i2c_adapter *adapter, struct i2c_msg *msgs, int num)
{
	struct intel_gmbus *bus = container_of(adapter,
					       struct intel_gmbus,
					       adapter);
	struct drm_i915_private *dev_priv = bus->dev_priv;
	int i = 0, inc, try = 0;
	int ret = 0;
retry:
	I915_WRITE(GMBUS0, bus->reg0);
	for (; i < num; i += inc) {
		inc = 1;
		if (gmbus_is_index_read(msgs, i, num)) {
			ret = gmbus_xfer_index_read(dev_priv, &msgs[i]);
			inc = 2; /* an index read is two msgs */
		} else if (msgs[i].flags & I2C_M_RD) {
			ret = gmbus_xfer_read(dev_priv, &msgs[i], 0);
		} else {
			ret = gmbus_xfer_write(dev_priv, &msgs[i]);
		}
		if (!ret)
			ret = gmbus_wait_hw_status(dev_priv, GMBUS_HW_WAIT_PHASE,
						   GMBUS_HW_WAIT_EN);
		if (ret == -ETIMEDOUT)
			goto timeout;
		else if (ret)
			goto clear_err;
	}
	/* Generate a STOP condition on the bus. Note that gmbus can't generata
         * a STOP on the very first cycle. To simplify the code we
         * unconditionally generate the STOP condition with an additional gmbus
         * cycle. */
	I915_WRITE(GMBUS1, GMBUS_CYCLE_STOP | GMBUS_SW_RDY);
	/* Mark the GMBUS interface as disabled after waiting for idle.
         * We will re-enable it at the start of the next xfer,
         * till then let it sleep.
         */
	if (gmbus_wait_idle(dev_priv)) {
		DRM_DEBUG_KMS("GMBUS [%s] timed out waiting for idle\n",
			 adapter->name);
		ret = -ETIMEDOUT;
	}
	I915_WRITE(GMBUS0, 0);
	ret = ret ?: i;
	goto out;
clear_err:
	/*
         * Wait for bus to IDLE before clearing NAK.
         * If we clear the NAK while bus is still active, then it will stay
         * active and the next transaction may fail.
         *
         * If no ACK is received during the address phase of a transaction, the
         * adapter must report -ENXIO. It is not clear what to return if no ACK
         * is received at other times. But we have to be careful to not return
         * spurious -ENXIO because that will prevent i2c and drm edid functions
         * from retrying. So return -ENXIO only when gmbus properly quiescents -
         * timing out seems to happen when there _is_ a ddc chip present, but
         * it's slow responding and only answers on the 2nd retry.
         */
	ret = -ENXIO;
	if (gmbus_wait_idle(dev_priv)) {
		DRM_DEBUG_KMS("GMBUS [%s] timed out after NAK\n",
			      adapter->name);
		ret = -ETIMEDOUT;
	}
	/* Toggle the Software Clear Interrupt bit. This has the effect
         * of resetting the GMBUS controller and so clearing the
         * BUS_ERROR raised by the slave's NAK.
         */
	I915_WRITE(GMBUS1, GMBUS_SW_CLR_INT);
	I915_WRITE(GMBUS1, 0);
	I915_WRITE(GMBUS0, 0);
	DRM_DEBUG_KMS("GMBUS [%s] NAK for addr: %04x %c(%d)\n",
			 adapter->name, msgs[i].addr,
			 (msgs[i].flags & I2C_M_RD) ? 'r' : 'w', msgs[i].len);
	/*
         * Passive adapters sometimes NAK the first probe. Retry the first
         * message once on -ENXIO for GMBUS transfers; the bit banging algorithm
         * has retries internally. See also the retry loop in
         * drm_do_probe_ddc_edid, which bails out on the first -ENXIO.
         */
	if (ret == -ENXIO && i == 0 && try++ == 0) {
		DRM_DEBUG_KMS("GMBUS [%s] NAK on first message, retry\n",
			      adapter->name);
		goto retry;
	}
	goto out;
timeout:
	DRM_DEBUG_KMS("GMBUS [%s] timed out, falling back to bit banging on pin %d\n",
		      bus->adapter.name, bus->reg0 & 0xff);
	I915_WRITE(GMBUS0, 0);
	/*
         * Hardware may not support GMBUS over these pins? Try GPIO bitbanging
         * instead. Use EAGAIN to have i2c core retry.
         */
	ret = -EAGAIN;
out:
	return ret;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| daniel kurtz | daniel kurtz | 257 | 62.68% | 7 | 35.00% | 
| jani nikula | jani nikula | 67 | 16.34% | 3 | 15.00% | 
| chris wilson | chris wilson | 47 | 11.46% | 3 | 15.00% | 
| daniel vetter | daniel vetter | 25 | 6.10% | 4 | 20.00% | 
| benson leung | benson leung | 8 | 1.95% | 1 | 5.00% | 
| yufeng shen | yufeng shen | 5 | 1.22% | 1 | 5.00% | 
| ville syrjala | ville syrjala | 1 | 0.24% | 1 | 5.00% | 
 | Total | 410 | 100.00% | 20 | 100.00% | 
static int
gmbus_xfer(struct i2c_adapter *adapter, struct i2c_msg *msgs, int num)
{
	struct intel_gmbus *bus = container_of(adapter, struct intel_gmbus,
					       adapter);
	struct drm_i915_private *dev_priv = bus->dev_priv;
	int ret;
	intel_display_power_get(dev_priv, POWER_DOMAIN_GMBUS);
	mutex_lock(&dev_priv->gmbus_mutex);
	if (bus->force_bit) {
		ret = i2c_bit_algo.master_xfer(adapter, msgs, num);
		if (ret < 0)
			bus->force_bit &= ~GMBUS_FORCE_BIT_RETRY;
	} else {
		ret = do_gmbus_xfer(adapter, msgs, num);
		if (ret == -EAGAIN)
			bus->force_bit |= GMBUS_FORCE_BIT_RETRY;
	}
	mutex_unlock(&dev_priv->gmbus_mutex);
	intel_display_power_put(dev_priv, POWER_DOMAIN_GMBUS);
	return ret;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| jani nikula | jani nikula | 80 | 57.14% | 1 | 14.29% | 
| ville syrjala | ville syrjala | 33 | 23.57% | 2 | 28.57% | 
| yufeng shen | yufeng shen | 11 | 7.86% | 1 | 14.29% | 
| chris wilson | chris wilson | 8 | 5.71% | 1 | 14.29% | 
| paulo zanoni | paulo zanoni | 4 | 2.86% | 1 | 14.29% | 
| daniel kurtz | daniel kurtz | 4 | 2.86% | 1 | 14.29% | 
 | Total | 140 | 100.00% | 7 | 100.00% | 
static u32 gmbus_func(struct i2c_adapter *adapter)
{
	return i2c_bit_algo.functionality(adapter) &
		(I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL |
		/* I2C_FUNC_10BIT_ADDR | */
		I2C_FUNC_SMBUS_READ_BLOCK_DATA |
		I2C_FUNC_SMBUS_BLOCK_PROC_CALL);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| chris wilson | chris wilson | 24 | 80.00% | 2 | 40.00% | 
| daniel vetter | daniel vetter | 5 | 16.67% | 2 | 40.00% | 
| keith packard | keith packard | 1 | 3.33% | 1 | 20.00% | 
 | Total | 30 | 100.00% | 5 | 100.00% | 
static const struct i2c_algorithm gmbus_algorithm = {
	.master_xfer	= gmbus_xfer,
	.functionality	= gmbus_func
};
/**
 * intel_gmbus_setup - instantiate all Intel i2c GMBuses
 * @dev: DRM device
 */
int intel_setup_gmbus(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_gmbus *bus;
	unsigned int pin;
	int ret;
	if (HAS_PCH_NOP(dev))
		return 0;
	if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev))
		dev_priv->gpio_mmio_base = VLV_DISPLAY_BASE;
	else if (!HAS_GMCH_DISPLAY(dev_priv))
		dev_priv->gpio_mmio_base =
			i915_mmio_reg_offset(PCH_GPIOA) -
			i915_mmio_reg_offset(GPIOA);
	mutex_init(&dev_priv->gmbus_mutex);
	init_waitqueue_head(&dev_priv->gmbus_wait_queue);
	for (pin = 0; pin < ARRAY_SIZE(dev_priv->gmbus); pin++) {
		if (!intel_gmbus_is_valid_pin(dev_priv, pin))
			continue;
		bus = &dev_priv->gmbus[pin];
		bus->adapter.owner = THIS_MODULE;
		bus->adapter.class = I2C_CLASS_DDC;
		snprintf(bus->adapter.name,
			 sizeof(bus->adapter.name),
			 "i915 gmbus %s",
			 get_gmbus_pin(dev_priv, pin)->name);
		bus->adapter.dev.parent = &dev->pdev->dev;
		bus->dev_priv = dev_priv;
		bus->adapter.algo = &gmbus_algorithm;
		/*
                 * We wish to retry with bit banging
                 * after a timed out GMBUS attempt.
                 */
		bus->adapter.retries = 1;
		/* By default use a conservative clock rate */
		bus->reg0 = pin | GMBUS_RATE_100KHZ;
		/* gmbus seems to be broken on i830 */
		if (IS_I830(dev))
			bus->force_bit = 1;
		intel_gpio_setup(bus, pin);
		ret = i2c_add_adapter(&bus->adapter);
		if (ret)
			goto err;
	}
	intel_i2c_reset(dev_priv->dev);
	return 0;
err:
	while (pin--) {
		if (!intel_gmbus_is_valid_pin(dev_priv, pin))
			continue;
		bus = &dev_priv->gmbus[pin];
		i2c_del_adapter(&bus->adapter);
	}
	return ret;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| chris wilson | chris wilson | 137 | 42.68% | 4 | 16.00% | 
| jani nikula | jani nikula | 73 | 22.74% | 4 | 16.00% | 
| daniel vetter | daniel vetter | 36 | 11.21% | 6 | 24.00% | 
| ville syrjala | ville syrjala | 33 | 10.28% | 4 | 16.00% | 
| ben widawsky | ben widawsky | 10 | 3.12% | 1 | 4.00% | 
| jean delvare | jean delvare | 9 | 2.80% | 1 | 4.00% | 
| keith packard | keith packard | 8 | 2.49% | 1 | 4.00% | 
| yufeng shen | yufeng shen | 8 | 2.49% | 1 | 4.00% | 
| wayne boyer | wayne boyer | 5 | 1.56% | 1 | 4.00% | 
| daniel kurtz | daniel kurtz | 1 | 0.31% | 1 | 4.00% | 
| rasmus villemoes | rasmus villemoes | 1 | 0.31% | 1 | 4.00% | 
 | Total | 321 | 100.00% | 25 | 100.00% | 
struct i2c_adapter *intel_gmbus_get_adapter(struct drm_i915_private *dev_priv,
					    unsigned int pin)
{
	if (WARN_ON(!intel_gmbus_is_valid_pin(dev_priv, pin)))
		return NULL;
	return &dev_priv->gmbus[pin].adapter;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| daniel kurtz | daniel kurtz | 30 | 69.77% | 1 | 25.00% | 
| jani nikula | jani nikula | 13 | 30.23% | 3 | 75.00% | 
 | Total | 43 | 100.00% | 4 | 100.00% | 
void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed)
{
	struct intel_gmbus *bus = to_intel_gmbus(adapter);
	bus->reg0 = (bus->reg0 & ~(0x3 << 8)) | speed;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| chris wilson | chris wilson | 42 | 100.00% | 1 | 100.00% | 
 | Total | 42 | 100.00% | 1 | 100.00% | 
void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit)
{
	struct intel_gmbus *bus = to_intel_gmbus(adapter);
	struct drm_i915_private *dev_priv = bus->dev_priv;
	mutex_lock(&dev_priv->gmbus_mutex);
	bus->force_bit += force_bit ? 1 : -1;
	DRM_DEBUG_KMS("%sabling bit-banging on %s. force bit now %d\n",
		      force_bit ? "en" : "dis", adapter->name,
		      bus->force_bit);
	mutex_unlock(&dev_priv->gmbus_mutex);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| chris wilson | chris wilson | 53 | 67.95% | 2 | 66.67% | 
| ville syrjala | ville syrjala | 25 | 32.05% | 1 | 33.33% | 
 | Total | 78 | 100.00% | 3 | 100.00% | 
void intel_teardown_gmbus(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_gmbus *bus;
	unsigned int pin;
	for (pin = 0; pin < ARRAY_SIZE(dev_priv->gmbus); pin++) {
		if (!intel_gmbus_is_valid_pin(dev_priv, pin))
			continue;
		bus = &dev_priv->gmbus[pin];
		i2c_del_adapter(&bus->adapter);
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| chris wilson | chris wilson | 39 | 50.65% | 1 | 25.00% | 
| jani nikula | jani nikula | 30 | 38.96% | 2 | 50.00% | 
| jesse barnes | jesse barnes | 8 | 10.39% | 1 | 25.00% | 
 | Total | 77 | 100.00% | 4 | 100.00% | 
Overall Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| daniel kurtz | daniel kurtz | 789 | 24.77% | 13 | 18.06% | 
| chris wilson | chris wilson | 758 | 23.80% | 8 | 11.11% | 
| jani nikula | jani nikula | 559 | 17.55% | 10 | 13.89% | 
| daniel vetter | daniel vetter | 371 | 11.65% | 11 | 15.28% | 
| jesse barnes | jesse barnes | 249 | 7.82% | 2 | 2.78% | 
| dmitry torokhov | dmitry torokhov | 201 | 6.31% | 1 | 1.39% | 
| ville syrjala | ville syrjala | 106 | 3.33% | 9 | 12.50% | 
| li shaohua | li shaohua | 37 | 1.16% | 1 | 1.39% | 
| yufeng shen | yufeng shen | 24 | 0.75% | 1 | 1.39% | 
| jiri kosina | jiri kosina | 12 | 0.38% | 1 | 1.39% | 
| jean delvare | jean delvare | 11 | 0.35% | 2 | 2.78% | 
| ben widawsky | ben widawsky | 10 | 0.31% | 1 | 1.39% | 
| rodrigo vivi | rodrigo vivi | 10 | 0.31% | 1 | 1.39% | 
| benson leung | benson leung | 10 | 0.31% | 1 | 1.39% | 
| keith packard | keith packard | 9 | 0.28% | 1 | 1.39% | 
| yuanhan liu | yuanhan liu | 9 | 0.28% | 1 | 1.39% | 
| wayne boyer | wayne boyer | 5 | 0.16% | 1 | 1.39% | 
| paulo zanoni | paulo zanoni | 4 | 0.13% | 1 | 1.39% | 
| imre deak | imre deak | 4 | 0.13% | 2 | 2.78% | 
| paul gortmaker | paul gortmaker | 3 | 0.09% | 1 | 1.39% | 
| david howells | david howells | 2 | 0.06% | 1 | 1.39% | 
| adam jackson | adam jackson | 1 | 0.03% | 1 | 1.39% | 
| rasmus villemoes | rasmus villemoes | 1 | 0.03% | 1 | 1.39% | 
 | Total | 3185 | 100.00% | 72 | 100.00% | 
  
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.