Release 4.7 drivers/gpu/drm/msm/msm_drv.c
  
  
/*
 * Copyright (C) 2013 Red Hat
 * Author: Rob Clark <robdclark@gmail.com>
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published by
 * the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#include "msm_drv.h"
#include "msm_debugfs.h"
#include "msm_fence.h"
#include "msm_gpu.h"
#include "msm_kms.h"
static void msm_fb_output_poll_changed(struct drm_device *dev)
{
	struct msm_drm_private *priv = dev->dev_private;
	if (priv->fbdev)
		drm_fb_helper_hotplug_event(priv->fbdev);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 33 | 100.00% | 1 | 100.00% | 
 | Total | 33 | 100.00% | 1 | 100.00% | 
static const struct drm_mode_config_funcs mode_config_funcs = {
	.fb_create = msm_framebuffer_create,
	.output_poll_changed = msm_fb_output_poll_changed,
	.atomic_check = msm_atomic_check,
	.atomic_commit = msm_atomic_commit,
};
int msm_register_mmu(struct drm_device *dev, struct msm_mmu *mmu)
{
	struct msm_drm_private *priv = dev->dev_private;
	int idx = priv->num_mmus++;
	if (WARN_ON(idx >= ARRAY_SIZE(priv->mmus)))
		return -EINVAL;
	priv->mmus[idx] = mmu;
	return idx;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 62 | 100.00% | 2 | 100.00% | 
 | Total | 62 | 100.00% | 2 | 100.00% | 
#ifdef CONFIG_DRM_MSM_REGISTER_LOGGING
static bool reglog = false;
MODULE_PARM_DESC(reglog, "Enable register read/write logging");
module_param(reglog, bool, 0600);
#else
#define reglog 0
#endif
#ifdef CONFIG_DRM_FBDEV_EMULATION
static bool fbdev = true;
MODULE_PARM_DESC(fbdev, "Enable fbdev compat layer");
module_param(fbdev, bool, 0600);
#endif
static char *vram = "16m";
MODULE_PARM_DESC(vram, "Configure VRAM size (for devices without IOMMU/GPUMMU)");
module_param(vram, charp, 0);
/*
 * Util/helpers:
 */
void __iomem *msm_ioremap(struct platform_device *pdev, const char *name,
		const char *dbgname)
{
	struct resource *res;
	unsigned long size;
	void __iomem *ptr;
	if (name)
		res = platform_get_resource_byname(pdev, IORESOURCE_MEM, name);
	else
		res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res) {
		dev_err(&pdev->dev, "failed to get memory resource: %s\n", name);
		return ERR_PTR(-EINVAL);
	}
	size = resource_size(res);
	ptr = devm_ioremap_nocache(&pdev->dev, res->start, size);
	if (!ptr) {
		dev_err(&pdev->dev, "failed to ioremap: %s\n", name);
		return ERR_PTR(-ENOMEM);
	}
	if (reglog)
		printk(KERN_DEBUG "IO:region %s %p %08lx\n", dbgname, ptr, size);
	return ptr;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 156 | 99.36% | 1 | 50.00% | 
| thierry reding | thierry reding | 1 | 0.64% | 1 | 50.00% | 
 | Total | 157 | 100.00% | 2 | 100.00% | 
void msm_writel(u32 data, void __iomem *addr)
{
	if (reglog)
		printk(KERN_DEBUG "IO:W %p %08x\n", addr, data);
	writel(data, addr);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 33 | 97.06% | 1 | 50.00% | 
| thierry reding | thierry reding | 1 | 2.94% | 1 | 50.00% | 
 | Total | 34 | 100.00% | 2 | 100.00% | 
u32 msm_readl(const void __iomem *addr)
{
	u32 val = readl(addr);
	if (reglog)
		printk(KERN_ERR "IO:R %p %08x\n", addr, val);
	return val;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 35 | 97.22% | 1 | 50.00% | 
| thierry reding | thierry reding | 1 | 2.78% | 1 | 50.00% | 
 | Total | 36 | 100.00% | 2 | 100.00% | 
struct vblank_event {
	
struct list_head node;
	
int crtc_id;
	
bool enable;
};
static void vblank_ctrl_worker(struct work_struct *work)
{
	struct msm_vblank_ctrl *vbl_ctrl = container_of(work,
						struct msm_vblank_ctrl, work);
	struct msm_drm_private *priv = container_of(vbl_ctrl,
					struct msm_drm_private, vblank_ctrl);
	struct msm_kms *kms = priv->kms;
	struct vblank_event *vbl_ev, *tmp;
	unsigned long flags;
	spin_lock_irqsave(&vbl_ctrl->lock, flags);
	list_for_each_entry_safe(vbl_ev, tmp, &vbl_ctrl->event_list, node) {
		list_del(&vbl_ev->node);
		spin_unlock_irqrestore(&vbl_ctrl->lock, flags);
		if (vbl_ev->enable)
			kms->funcs->enable_vblank(kms,
						priv->crtcs[vbl_ev->crtc_id]);
		else
			kms->funcs->disable_vblank(kms,
						priv->crtcs[vbl_ev->crtc_id]);
		kfree(vbl_ev);
		spin_lock_irqsave(&vbl_ctrl->lock, flags);
	}
	spin_unlock_irqrestore(&vbl_ctrl->lock, flags);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| hai li | hai li | 170 | 100.00% | 1 | 100.00% | 
 | Total | 170 | 100.00% | 1 | 100.00% | 
static int vblank_ctrl_queue_work(struct msm_drm_private *priv,
					int crtc_id, bool enable)
{
	struct msm_vblank_ctrl *vbl_ctrl = &priv->vblank_ctrl;
	struct vblank_event *vbl_ev;
	unsigned long flags;
	vbl_ev = kzalloc(sizeof(*vbl_ev), GFP_ATOMIC);
	if (!vbl_ev)
		return -ENOMEM;
	vbl_ev->crtc_id = crtc_id;
	vbl_ev->enable = enable;
	spin_lock_irqsave(&vbl_ctrl->lock, flags);
	list_add_tail(&vbl_ev->node, &vbl_ctrl->event_list);
	spin_unlock_irqrestore(&vbl_ctrl->lock, flags);
	queue_work(priv->wq, &vbl_ctrl->work);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| hai li | hai li | 118 | 100.00% | 1 | 100.00% | 
 | Total | 118 | 100.00% | 1 | 100.00% | 
static int msm_drm_uninit(struct device *dev)
{
	struct platform_device *pdev = to_platform_device(dev);
	struct drm_device *ddev = platform_get_drvdata(pdev);
	struct msm_drm_private *priv = ddev->dev_private;
	struct msm_kms *kms = priv->kms;
	struct msm_gpu *gpu = priv->gpu;
	struct msm_vblank_ctrl *vbl_ctrl = &priv->vblank_ctrl;
	struct vblank_event *vbl_ev, *tmp;
	/* We must cancel and cleanup any pending vblank enable/disable
         * work before drm_irq_uninstall() to avoid work re-enabling an
         * irq after uninstall has disabled it.
         */
	cancel_work_sync(&vbl_ctrl->work);
	list_for_each_entry_safe(vbl_ev, tmp, &vbl_ctrl->event_list, node) {
		list_del(&vbl_ev->node);
		kfree(vbl_ev);
	}
	drm_kms_helper_poll_fini(ddev);
	drm_connector_unregister_all(ddev);
	drm_dev_unregister(ddev);
#ifdef CONFIG_DRM_FBDEV_EMULATION
	if (fbdev && priv->fbdev)
		msm_fbdev_free(ddev);
#endif
	drm_mode_config_cleanup(ddev);
	pm_runtime_get_sync(dev);
	drm_irq_uninstall(ddev);
	pm_runtime_put_sync(dev);
	flush_workqueue(priv->wq);
	destroy_workqueue(priv->wq);
	flush_workqueue(priv->atomic_wq);
	destroy_workqueue(priv->atomic_wq);
	if (kms) {
		pm_runtime_disable(dev);
		kms->funcs->destroy(kms);
	}
	if (gpu) {
		mutex_lock(&ddev->struct_mutex);
		gpu->funcs->pm_suspend(gpu);
		mutex_unlock(&ddev->struct_mutex);
		gpu->funcs->destroy(gpu);
	}
	if (priv->vram.paddr) {
		DEFINE_DMA_ATTRS(attrs);
		dma_set_attr(DMA_ATTR_NO_KERNEL_MAPPING, &attrs);
		drm_mm_takedown(&priv->vram.mm);
		dma_free_attrs(dev, priv->vram.size, NULL,
			       priv->vram.paddr, &attrs);
	}
	component_unbind_all(dev, ddev);
	ddev->dev_private = NULL;
	drm_dev_unref(ddev);
	kfree(priv);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 217 | 65.36% | 6 | 60.00% | 
| archit taneja | archit taneja | 63 | 18.98% | 3 | 30.00% | 
| hai li | hai li | 52 | 15.66% | 1 | 10.00% | 
 | Total | 332 | 100.00% | 10 | 100.00% | 
static int get_mdp_ver(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	return (int) (unsigned long) of_device_get_match_data(dev);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 26 | 76.47% | 1 | 33.33% | 
| archit taneja | archit taneja | 4 | 11.76% | 1 | 33.33% | 
| thierry reding | thierry reding | 4 | 11.76% | 1 | 33.33% | 
 | Total | 34 | 100.00% | 3 | 100.00% | 
#include <linux/of_address.h>
static int msm_init_vram(struct drm_device *dev)
{
	struct msm_drm_private *priv = dev->dev_private;
	struct device_node *node;
	unsigned long size = 0;
	int ret = 0;
	/* In the device-tree world, we could have a 'memory-region'
         * phandle, which gives us a link to our "vram".  Allocating
         * is all nicely abstracted behind the dma api, but we need
         * to know the entire size to allocate it all in one go. There
         * are two cases:
         *  1) device with no IOMMU, in which case we need exclusive
         *     access to a VRAM carveout big enough for all gpu
         *     buffers
         *  2) device with IOMMU, but where the bootloader puts up
         *     a splash screen.  In this case, the VRAM carveout
         *     need only be large enough for fbdev fb.  But we need
         *     exclusive access to the buffer to avoid the kernel
         *     using those pages for other purposes (which appears
         *     as corruption on screen before we have a chance to
         *     load and do initial modeset)
         */
	node = of_parse_phandle(dev->dev->of_node, "memory-region", 0);
	if (node) {
		struct resource r;
		ret = of_address_to_resource(node, 0, &r);
		if (ret)
			return ret;
		size = r.end - r.start;
		DRM_INFO("using VRAM carveout: %lx@%pa\n", size, &r.start);
		/* if we have no IOMMU, then we need to use carveout allocator.
                 * Grab the entire CMA chunk carved out in early startup in
                 * mach-msm:
                 */
	} else if (!iommu_present(&platform_bus_type)) {
		DRM_INFO("using %s VRAM carveout\n", vram);
		size = memparse(vram, NULL);
	}
	if (size) {
		DEFINE_DMA_ATTRS(attrs);
		void *p;
		priv->vram.size = size;
		drm_mm_init(&priv->vram.mm, 0, (size >> PAGE_SHIFT) - 1);
		dma_set_attr(DMA_ATTR_NO_KERNEL_MAPPING, &attrs);
		dma_set_attr(DMA_ATTR_WRITE_COMBINE, &attrs);
		/* note that for no-kernel-mapping, the vaddr returned
                 * is bogus, but non-null if allocation succeeded:
                 */
		p = dma_alloc_attrs(dev->dev, size,
				&priv->vram.paddr, GFP_KERNEL, &attrs);
		if (!p) {
			dev_err(dev->dev, "failed to allocate VRAM\n");
			priv->vram.paddr = 0;
			return -ENOMEM;
		}
		dev_info(dev->dev, "VRAM: %08x->%08x\n",
				(uint32_t)priv->vram.paddr,
				(uint32_t)(priv->vram.paddr + size));
	}
	return ret;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 269 | 97.11% | 5 | 71.43% | 
| archit taneja | archit taneja | 6 | 2.17% | 1 | 14.29% | 
| thierry reding | thierry reding | 2 | 0.72% | 1 | 14.29% | 
 | Total | 277 | 100.00% | 7 | 100.00% | 
static int msm_drm_init(struct device *dev, struct drm_driver *drv)
{
	struct platform_device *pdev = to_platform_device(dev);
	struct drm_device *ddev;
	struct msm_drm_private *priv;
	struct msm_kms *kms;
	int ret;
	ddev = drm_dev_alloc(drv, dev);
	if (!ddev) {
		dev_err(dev, "failed to allocate drm_device\n");
		return -ENOMEM;
	}
	platform_set_drvdata(pdev, ddev);
	ddev->platformdev = pdev;
	priv = kzalloc(sizeof(*priv), GFP_KERNEL);
	if (!priv) {
		drm_dev_unref(ddev);
		return -ENOMEM;
	}
	ddev->dev_private = priv;
	priv->wq = alloc_ordered_workqueue("msm", 0);
	priv->atomic_wq = alloc_ordered_workqueue("msm:atomic", 0);
	init_waitqueue_head(&priv->pending_crtcs_event);
	INIT_LIST_HEAD(&priv->inactive_list);
	INIT_LIST_HEAD(&priv->vblank_ctrl.event_list);
	INIT_WORK(&priv->vblank_ctrl.work, vblank_ctrl_worker);
	spin_lock_init(&priv->vblank_ctrl.lock);
	drm_mode_config_init(ddev);
	/* Bind all our sub-components: */
	ret = component_bind_all(dev, ddev);
	if (ret) {
		kfree(priv);
		drm_dev_unref(ddev);
		return ret;
	}
	ret = msm_init_vram(ddev);
	if (ret)
		goto fail;
	switch (get_mdp_ver(pdev)) {
	case 4:
		kms = mdp4_kms_init(ddev);
		break;
	case 5:
		kms = mdp5_kms_init(ddev);
		break;
	default:
		kms = ERR_PTR(-ENODEV);
		break;
	}
	if (IS_ERR(kms)) {
		/*
                 * NOTE: once we have GPU support, having no kms should not
                 * be considered fatal.. ideally we would still support gpu
                 * and (for example) use dmabuf/prime to share buffers with
                 * imx drm driver on iMX5
                 */
		dev_err(dev, "failed to load kms\n");
		ret = PTR_ERR(kms);
		goto fail;
	}
	priv->kms = kms;
	if (kms) {
		pm_runtime_enable(dev);
		ret = kms->funcs->hw_init(kms);
		if (ret) {
			dev_err(dev, "kms hw init failed: %d\n", ret);
			goto fail;
		}
	}
	ddev->mode_config.funcs = &mode_config_funcs;
	ret = drm_vblank_init(ddev, priv->num_crtcs);
	if (ret < 0) {
		dev_err(dev, "failed to initialize vblank\n");
		goto fail;
	}
	pm_runtime_get_sync(dev);
	ret = drm_irq_install(ddev, platform_get_irq(pdev, 0));
	pm_runtime_put_sync(dev);
	if (ret < 0) {
		dev_err(dev, "failed to install IRQ handler\n");
		goto fail;
	}
	ret = drm_dev_register(ddev, 0);
	if (ret)
		goto fail;
	ret = drm_connector_register_all(ddev);
	if (ret) {
		dev_err(dev, "failed to register connectors\n");
		goto fail;
	}
	drm_mode_config_reset(ddev);
#ifdef CONFIG_DRM_FBDEV_EMULATION
	if (fbdev)
		priv->fbdev = msm_fbdev_init(ddev);
#endif
	ret = msm_debugfs_late_init(ddev);
	if (ret)
		goto fail;
	drm_kms_helper_poll_init(ddev);
	return 0;
fail:
	msm_drm_uninit(dev);
	return ret;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 369 | 70.29% | 10 | 66.67% | 
| archit taneja | archit taneja | 123 | 23.43% | 3 | 20.00% | 
| hai li | hai li | 27 | 5.14% | 1 | 6.67% | 
| daniel vetter | daniel vetter | 6 | 1.14% | 1 | 6.67% | 
 | Total | 525 | 100.00% | 15 | 100.00% | 
/*
 * DRM operations:
 */
static void load_gpu(struct drm_device *dev)
{
	static DEFINE_MUTEX(init_lock);
	struct msm_drm_private *priv = dev->dev_private;
	mutex_lock(&init_lock);
	if (!priv->gpu)
		priv->gpu = adreno_load_gpu(dev);
	mutex_unlock(&init_lock);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 54 | 100.00% | 5 | 100.00% | 
 | Total | 54 | 100.00% | 5 | 100.00% | 
static int msm_open(struct drm_device *dev, struct drm_file *file)
{
	struct msm_file_private *ctx;
	/* For now, load gpu on open.. to avoid the requirement of having
         * firmware in the initrd.
         */
	load_gpu(dev);
	ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
	if (!ctx)
		return -ENOMEM;
	file->driver_priv = ctx;
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 58 | 100.00% | 2 | 100.00% | 
 | Total | 58 | 100.00% | 2 | 100.00% | 
static void msm_preclose(struct drm_device *dev, struct drm_file *file)
{
	struct msm_drm_private *priv = dev->dev_private;
	struct msm_file_private *ctx = file->driver_priv;
	mutex_lock(&dev->struct_mutex);
	if (ctx == priv->lastctx)
		priv->lastctx = NULL;
	mutex_unlock(&dev->struct_mutex);
	kfree(ctx);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 69 | 100.00% | 2 | 100.00% | 
 | Total | 69 | 100.00% | 2 | 100.00% | 
static void msm_lastclose(struct drm_device *dev)
{
	struct msm_drm_private *priv = dev->dev_private;
	if (priv->fbdev)
		drm_fb_helper_restore_fbdev_mode_unlocked(priv->fbdev);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 33 | 100.00% | 2 | 100.00% | 
 | Total | 33 | 100.00% | 2 | 100.00% | 
static irqreturn_t msm_irq(int irq, void *arg)
{
	struct drm_device *dev = arg;
	struct msm_drm_private *priv = dev->dev_private;
	struct msm_kms *kms = priv->kms;
	BUG_ON(!kms);
	return kms->funcs->irq(kms);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 48 | 88.89% | 1 | 50.00% | 
| daniel vetter | daniel vetter | 6 | 11.11% | 1 | 50.00% | 
 | Total | 54 | 100.00% | 2 | 100.00% | 
static void msm_irq_preinstall(struct drm_device *dev)
{
	struct msm_drm_private *priv = dev->dev_private;
	struct msm_kms *kms = priv->kms;
	BUG_ON(!kms);
	kms->funcs->irq_preinstall(kms);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 44 | 100.00% | 2 | 100.00% | 
 | Total | 44 | 100.00% | 2 | 100.00% | 
static int msm_irq_postinstall(struct drm_device *dev)
{
	struct msm_drm_private *priv = dev->dev_private;
	struct msm_kms *kms = priv->kms;
	BUG_ON(!kms);
	return kms->funcs->irq_postinstall(kms);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 45 | 100.00% | 1 | 100.00% | 
 | Total | 45 | 100.00% | 1 | 100.00% | 
static void msm_irq_uninstall(struct drm_device *dev)
{
	struct msm_drm_private *priv = dev->dev_private;
	struct msm_kms *kms = priv->kms;
	BUG_ON(!kms);
	kms->funcs->irq_uninstall(kms);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 44 | 100.00% | 1 | 100.00% | 
 | Total | 44 | 100.00% | 1 | 100.00% | 
static int msm_enable_vblank(struct drm_device *dev, unsigned int pipe)
{
	struct msm_drm_private *priv = dev->dev_private;
	struct msm_kms *kms = priv->kms;
	if (!kms)
		return -ENXIO;
	DBG("dev=%p, crtc=%u", dev, pipe);
	return vblank_ctrl_queue_work(priv, pipe, true);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 52 | 85.25% | 1 | 33.33% | 
| thierry reding | thierry reding | 5 | 8.20% | 1 | 33.33% | 
| hai li | hai li | 4 | 6.56% | 1 | 33.33% | 
 | Total | 61 | 100.00% | 3 | 100.00% | 
static void msm_disable_vblank(struct drm_device *dev, unsigned int pipe)
{
	struct msm_drm_private *priv = dev->dev_private;
	struct msm_kms *kms = priv->kms;
	if (!kms)
		return;
	DBG("dev=%p, crtc=%u", dev, pipe);
	vblank_ctrl_queue_work(priv, pipe, false);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 48 | 84.21% | 1 | 33.33% | 
| thierry reding | thierry reding | 5 | 8.77% | 1 | 33.33% | 
| hai li | hai li | 4 | 7.02% | 1 | 33.33% | 
 | Total | 57 | 100.00% | 3 | 100.00% | 
/*
 * DRM ioctls:
 */
static int msm_ioctl_get_param(struct drm_device *dev, void *data,
		struct drm_file *file)
{
	struct msm_drm_private *priv = dev->dev_private;
	struct drm_msm_param *args = data;
	struct msm_gpu *gpu;
	/* for now, we just have 3d pipe.. eventually this would need to
         * be more clever to dispatch to appropriate gpu module:
         */
	if (args->pipe != MSM_PIPE_3D0)
		return -EINVAL;
	gpu = priv->gpu;
	if (!gpu)
		return -ENXIO;
	return gpu->funcs->get_param(gpu, args->param, &args->value);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 88 | 100.00% | 1 | 100.00% | 
 | Total | 88 | 100.00% | 1 | 100.00% | 
static int msm_ioctl_gem_new(struct drm_device *dev, void *data,
		struct drm_file *file)
{
	struct drm_msm_gem_new *args = data;
	if (args->flags & ~MSM_BO_FLAGS) {
		DRM_ERROR("invalid flags: %08x\n", args->flags);
		return -EINVAL;
	}
	return msm_gem_new_handle(dev, file, args->size,
			args->flags, &args->handle);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 72 | 100.00% | 2 | 100.00% | 
 | Total | 72 | 100.00% | 2 | 100.00% | 
static inline ktime_t to_ktime(struct drm_msm_timespec timeout)
{
	return ktime_set(timeout.tv_sec, timeout.tv_nsec);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 23 | 100.00% | 2 | 100.00% | 
 | Total | 23 | 100.00% | 2 | 100.00% | 
static int msm_ioctl_gem_cpu_prep(struct drm_device *dev, void *data,
		struct drm_file *file)
{
	struct drm_msm_gem_cpu_prep *args = data;
	struct drm_gem_object *obj;
	ktime_t timeout = to_ktime(args->timeout);
	int ret;
	if (args->op & ~MSM_PREP_FLAGS) {
		DRM_ERROR("invalid op: %08x\n", args->op);
		return -EINVAL;
	}
	obj = drm_gem_object_lookup(file, args->handle);
	if (!obj)
		return -ENOENT;
	ret = msm_gem_cpu_prep(obj, args->op, &timeout);
	drm_gem_object_unreference_unlocked(obj);
	return ret;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 111 | 100.00% | 3 | 100.00% | 
 | Total | 111 | 100.00% | 3 | 100.00% | 
static int msm_ioctl_gem_cpu_fini(struct drm_device *dev, void *data,
		struct drm_file *file)
{
	struct drm_msm_gem_cpu_fini *args = data;
	struct drm_gem_object *obj;
	int ret;
	obj = drm_gem_object_lookup(file, args->handle);
	if (!obj)
		return -ENOENT;
	ret = msm_gem_cpu_fini(obj);
	drm_gem_object_unreference_unlocked(obj);
	return ret;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 70 | 100.00% | 2 | 100.00% | 
 | Total | 70 | 100.00% | 2 | 100.00% | 
static int msm_ioctl_gem_info(struct drm_device *dev, void *data,
		struct drm_file *file)
{
	struct drm_msm_gem_info *args = data;
	struct drm_gem_object *obj;
	int ret = 0;
	if (args->pad)
		return -EINVAL;
	obj = drm_gem_object_lookup(file, args->handle);
	if (!obj)
		return -ENOENT;
	args->offset = msm_gem_mmap_offset(obj);
	drm_gem_object_unreference_unlocked(obj);
	return ret;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 84 | 100.00% | 2 | 100.00% | 
 | Total | 84 | 100.00% | 2 | 100.00% | 
static int msm_ioctl_wait_fence(struct drm_device *dev, void *data,
		struct drm_file *file)
{
	struct msm_drm_private *priv = dev->dev_private;
	struct drm_msm_wait_fence *args = data;
	ktime_t timeout = to_ktime(args->timeout);
	if (args->pad) {
		DRM_ERROR("invalid pad: %08x\n", args->pad);
		return -EINVAL;
	}
	if (!priv->gpu)
		return 0;
	return msm_wait_fence(priv->gpu->fctx, args->fence, &timeout, true);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 93 | 96.88% | 5 | 83.33% | 
| wentao xu | wentao xu | 3 | 3.12% | 1 | 16.67% | 
 | Total | 96 | 100.00% | 6 | 100.00% | 
static const struct drm_ioctl_desc msm_ioctls[] = {
	DRM_IOCTL_DEF_DRV(MSM_GET_PARAM,    msm_ioctl_get_param,    DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(MSM_GEM_NEW,      msm_ioctl_gem_new,      DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(MSM_GEM_INFO,     msm_ioctl_gem_info,     DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_PREP, msm_ioctl_gem_cpu_prep, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_FINI, msm_ioctl_gem_cpu_fini, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(MSM_GEM_SUBMIT,   msm_ioctl_gem_submit,   DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(MSM_WAIT_FENCE,   msm_ioctl_wait_fence,   DRM_AUTH|DRM_RENDER_ALLOW),
};
static const struct vm_operations_struct vm_ops = {
	.fault = msm_gem_fault,
	.open = drm_gem_vm_open,
	.close = drm_gem_vm_close,
};
static const struct file_operations fops = {
	.owner              = THIS_MODULE,
	.open               = drm_open,
	.release            = drm_release,
	.unlocked_ioctl     = drm_ioctl,
#ifdef CONFIG_COMPAT
	.compat_ioctl       = drm_compat_ioctl,
#endif
	.poll               = drm_poll,
	.read               = drm_read,
	.llseek             = no_llseek,
	.mmap               = msm_gem_mmap,
};
static struct drm_driver msm_driver = {
	.driver_features    = DRIVER_HAVE_IRQ |
				DRIVER_GEM |
				DRIVER_PRIME |
				DRIVER_RENDER |
				DRIVER_ATOMIC |
				DRIVER_MODESET,
	.open               = msm_open,
	.preclose           = msm_preclose,
	.lastclose          = msm_lastclose,
	.set_busid          = drm_platform_set_busid,
	.irq_handler        = msm_irq,
	.irq_preinstall     = msm_irq_preinstall,
	.irq_postinstall    = msm_irq_postinstall,
	.irq_uninstall      = msm_irq_uninstall,
	.get_vblank_counter = drm_vblank_no_hw_counter,
	.enable_vblank      = msm_enable_vblank,
	.disable_vblank     = msm_disable_vblank,
	.gem_free_object    = msm_gem_free_object,
	.gem_vm_ops         = &vm_ops,
	.dumb_create        = msm_gem_dumb_create,
	.dumb_map_offset    = msm_gem_dumb_map_offset,
	.dumb_destroy       = drm_gem_dumb_destroy,
	.prime_handle_to_fd = drm_gem_prime_handle_to_fd,
	.prime_fd_to_handle = drm_gem_prime_fd_to_handle,
	.gem_prime_export   = drm_gem_prime_export,
	.gem_prime_import   = drm_gem_prime_import,
	.gem_prime_pin      = msm_gem_prime_pin,
	.gem_prime_unpin    = msm_gem_prime_unpin,
	.gem_prime_get_sg_table = msm_gem_prime_get_sg_table,
	.gem_prime_import_sg_table = msm_gem_prime_import_sg_table,
	.gem_prime_vmap     = msm_gem_prime_vmap,
	.gem_prime_vunmap   = msm_gem_prime_vunmap,
	.gem_prime_mmap     = msm_gem_prime_mmap,
#ifdef CONFIG_DEBUG_FS
	.debugfs_init       = msm_debugfs_init,
	.debugfs_cleanup    = msm_debugfs_cleanup,
#endif
	.ioctls             = msm_ioctls,
	.num_ioctls         = DRM_MSM_NUM_IOCTLS,
	.fops               = &fops,
	.name               = "msm",
	.desc               = "MSM Snapdragon DRM",
	.date               = "20130625",
	.major              = 1,
	.minor              = 0,
};
#ifdef CONFIG_PM_SLEEP
static int msm_pm_suspend(struct device *dev)
{
	struct drm_device *ddev = dev_get_drvdata(dev);
	drm_kms_helper_poll_disable(ddev);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 29 | 100.00% | 1 | 100.00% | 
 | Total | 29 | 100.00% | 1 | 100.00% | 
static int msm_pm_resume(struct device *dev)
{
	struct drm_device *ddev = dev_get_drvdata(dev);
	drm_kms_helper_poll_enable(ddev);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 29 | 100.00% | 1 | 100.00% | 
 | Total | 29 | 100.00% | 1 | 100.00% | 
#endif
static const struct dev_pm_ops msm_pm_ops = {
	SET_SYSTEM_SLEEP_PM_OPS(msm_pm_suspend, msm_pm_resume)
};
/*
 * Componentized driver support:
 */
/*
 * NOTE: duplication of the same code as exynos or imx (or probably any other).
 * so probably some room for some helpers
 */
static int compare_of(struct device *dev, void *data)
{
	return dev->of_node == data;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 22 | 100.00% | 1 | 100.00% | 
 | Total | 22 | 100.00% | 1 | 100.00% | 
static int add_components(struct device *dev, struct component_match **matchptr,
		const char *name)
{
	struct device_node *np = dev->of_node;
	unsigned i;
	for (i = 0; ; i++) {
		struct device_node *node;
		node = of_parse_phandle(np, name, i);
		if (!node)
			break;
		component_match_add(dev, matchptr, compare_of, node);
	}
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 82 | 100.00% | 1 | 100.00% | 
 | Total | 82 | 100.00% | 1 | 100.00% | 
static int msm_drm_bind(struct device *dev)
{
	return msm_drm_init(dev, &msm_driver);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| russell king | russell king | 15 | 75.00% | 1 | 33.33% | 
| archit taneja | archit taneja | 3 | 15.00% | 1 | 33.33% | 
| rob clark | rob clark | 2 | 10.00% | 1 | 33.33% | 
 | Total | 20 | 100.00% | 3 | 100.00% | 
static void msm_drm_unbind(struct device *dev)
{
	msm_drm_uninit(dev);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| russell king | russell king | 15 | 93.75% | 1 | 50.00% | 
| archit taneja | archit taneja | 1 | 6.25% | 1 | 50.00% | 
 | Total | 16 | 100.00% | 2 | 100.00% | 
static const struct component_master_ops msm_drm_ops = {
	.bind = msm_drm_bind,
	.unbind = msm_drm_unbind,
};
/*
 * Platform driver:
 */
static int msm_pdev_probe(struct platform_device *pdev)
{
	struct component_match *match = NULL;
	add_components(&pdev->dev, &match, "connectors");
	add_components(&pdev->dev, &match, "gpus");
	pdev->dev.coherent_dma_mask = DMA_BIT_MASK(32);
	return component_master_add_with_match(&pdev->dev, &msm_drm_ops, match);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 43 | 62.32% | 4 | 80.00% | 
| russell king | russell king | 26 | 37.68% | 1 | 20.00% | 
 | Total | 69 | 100.00% | 5 | 100.00% | 
static int msm_pdev_remove(struct platform_device *pdev)
{
	component_master_del(&pdev->dev, &msm_drm_ops);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 24 | 96.00% | 2 | 66.67% | 
| daniel vetter | daniel vetter | 1 | 4.00% | 1 | 33.33% | 
 | Total | 25 | 100.00% | 3 | 100.00% | 
static const struct platform_device_id msm_id[] = {
	{ "mdp", 0 },
	{ }
};
static const struct of_device_id dt_match[] = {
	{ .compatible = "qcom,mdp4", .data = (void *) 4 },	/* mdp4 */
	{ .compatible = "qcom,mdp5", .data = (void *) 5 },	/* mdp5 */
	/* to support downstream DT files */
	{ .compatible = "qcom,mdss_mdp", .data = (void *) 5 },  /* mdp5 */
	{}
};
MODULE_DEVICE_TABLE(of, dt_match);
static struct platform_driver msm_platform_driver = {
	.probe      = msm_pdev_probe,
	.remove     = msm_pdev_remove,
	.driver     = {
		.name   = "msm",
		.of_match_table = dt_match,
		.pm     = &msm_pm_ops,
        },
	.id_table   = msm_id,
};
static int __init msm_drm_register(void)
{
	DBG("init");
	msm_dsi_register();
	msm_edp_register();
	msm_hdmi_register();
	adreno_register();
	return platform_driver_register(&msm_platform_driver);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 26 | 78.79% | 3 | 50.00% | 
| hai li | hai li | 6 | 18.18% | 2 | 33.33% | 
| arnd bergmann | arnd bergmann | 1 | 3.03% | 1 | 16.67% | 
 | Total | 33 | 100.00% | 6 | 100.00% | 
static void __exit msm_drm_unregister(void)
{
	DBG("fini");
	platform_driver_unregister(&msm_platform_driver);
	msm_hdmi_unregister();
	adreno_unregister();
	msm_edp_unregister();
	msm_dsi_unregister();
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 25 | 78.12% | 3 | 50.00% | 
| hai li | hai li | 6 | 18.75% | 2 | 33.33% | 
| arnd bergmann | arnd bergmann | 1 | 3.12% | 1 | 16.67% | 
 | Total | 32 | 100.00% | 6 | 100.00% | 
module_init(msm_drm_register);
module_exit(msm_drm_unregister);
MODULE_AUTHOR("Rob Clark <robdclark@gmail.com");
MODULE_DESCRIPTION("MSM DRM Driver");
MODULE_LICENSE("GPL");
Overall Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 3157 | 80.47% | 33 | 61.11% | 
| hai li | hai li | 402 | 10.25% | 3 | 5.56% | 
| archit taneja | archit taneja | 240 | 6.12% | 6 | 11.11% | 
| russell king | russell king | 75 | 1.91% | 1 | 1.85% | 
| thierry reding | thierry reding | 19 | 0.48% | 2 | 3.70% | 
| daniel vetter | daniel vetter | 14 | 0.36% | 4 | 7.41% | 
| daniel thompson | daniel thompson | 5 | 0.13% | 1 | 1.85% | 
| david herrmann | david herrmann | 5 | 0.13% | 1 | 1.85% | 
| wentao xu | wentao xu | 3 | 0.08% | 1 | 1.85% | 
| arnd bergmann | arnd bergmann | 2 | 0.05% | 1 | 1.85% | 
| ville syrjala | ville syrjala | 1 | 0.03% | 1 | 1.85% | 
 | Total | 3923 | 100.00% | 54 | 100.00% | 
  
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.