Release 4.7 drivers/gpu/drm/omapdrm/dss/dpi.c
  
  
/*
 * linux/drivers/video/omap2/dss/dpi.c
 *
 * Copyright (C) 2009 Nokia Corporation
 * Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
 *
 * Some code and ideas taken from drivers/video/omap/ driver
 * by Imre Deak.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published by
 * the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#define DSS_SUBSYS_NAME "DPI"
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/export.h>
#include <linux/err.h>
#include <linux/errno.h>
#include <linux/platform_device.h>
#include <linux/regulator/consumer.h>
#include <linux/string.h>
#include <linux/of.h>
#include <linux/clk.h>
#include <linux/component.h>
#include <video/omapdss.h>
#include "dss.h"
#include "dss_features.h"
#define HSDIV_DISPC	0
struct dpi_data {
	
struct platform_device *pdev;
	
struct regulator *vdds_dsi_reg;
	
struct dss_pll *pll;
	
struct mutex lock;
	
struct omap_video_timings timings;
	
struct dss_lcd_mgr_config mgr_config;
	
int data_lines;
	
struct omap_dss_device output;
	
bool port_initialized;
};
static struct dpi_data *dpi_get_data_from_dssdev(struct omap_dss_device *dssdev)
{
	return container_of(dssdev, struct dpi_data, output);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 24 | 100.00% | 2 | 100.00% | 
 | Total | 24 | 100.00% | 2 | 100.00% | 
/* only used in non-DT mode */
static struct dpi_data *dpi_get_data_from_pdev(struct platform_device *pdev)
{
	return dev_get_drvdata(&pdev->dev);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 22 | 100.00% | 1 | 100.00% | 
 | Total | 22 | 100.00% | 1 | 100.00% | 
static struct dss_pll *dpi_get_pll(enum omap_channel channel)
{
	/*
         * XXX we can't currently use DSI PLL for DPI with OMAP3, as the DSI PLL
         * would also be used for DISPC fclk. Meaning, when the DPI output is
         * disabled, DISPC clock will be disabled, and TV out will stop.
         */
	switch (omapdss_get_version()) {
	case OMAPDSS_VER_OMAP24xx:
	case OMAPDSS_VER_OMAP34xx_ES1:
	case OMAPDSS_VER_OMAP34xx_ES3:
	case OMAPDSS_VER_OMAP3630:
	case OMAPDSS_VER_AM35xx:
	case OMAPDSS_VER_AM43xx:
		return NULL;
	case OMAPDSS_VER_OMAP4430_ES1:
	case OMAPDSS_VER_OMAP4430_ES2:
	case OMAPDSS_VER_OMAP4:
		switch (channel) {
		case OMAP_DSS_CHANNEL_LCD:
			return dss_pll_find("dsi0");
		case OMAP_DSS_CHANNEL_LCD2:
			return dss_pll_find("dsi1");
		default:
			return NULL;
		}
	case OMAPDSS_VER_OMAP5:
		switch (channel) {
		case OMAP_DSS_CHANNEL_LCD:
			return dss_pll_find("dsi0");
		case OMAP_DSS_CHANNEL_LCD3:
			return dss_pll_find("dsi1");
		default:
			return NULL;
		}
	case OMAPDSS_VER_DRA7xx:
		switch (channel) {
		case OMAP_DSS_CHANNEL_LCD:
		case OMAP_DSS_CHANNEL_LCD2:
			return dss_pll_find("video0");
		case OMAP_DSS_CHANNEL_LCD3:
			return dss_pll_find("video1");
		default:
			return NULL;
		}
	default:
		return NULL;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 132 | 89.80% | 5 | 71.43% | 
| archit taneja | archit taneja | 12 | 8.16% | 1 | 14.29% | 
| sathya prakash* | sathya prakash* | 3 | 2.04% | 1 | 14.29% | 
 | Total | 147 | 100.00% | 7 | 100.00% | 
static enum omap_dss_clk_source dpi_get_alt_clk_src(enum omap_channel channel)
{
	switch (channel) {
	case OMAP_DSS_CHANNEL_LCD:
		return OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC;
	case OMAP_DSS_CHANNEL_LCD2:
		return OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC;
	case OMAP_DSS_CHANNEL_LCD3:
		return OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC;
	default:
		/* this shouldn't happen */
		WARN_ON(1);
		return OMAP_DSS_CLK_SRC_FCK;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 33 | 73.33% | 2 | 50.00% | 
| archit taneja | archit taneja | 12 | 26.67% | 2 | 50.00% | 
 | Total | 45 | 100.00% | 4 | 100.00% | 
struct dpi_clk_calc_ctx {
	
struct dss_pll *pll;
	/* inputs */
	
unsigned long pck_min, pck_max;
	/* outputs */
	
struct dss_pll_clock_info dsi_cinfo;
	
unsigned long fck;
	
struct dispc_clock_info dispc_cinfo;
};
static bool dpi_calc_dispc_cb(int lckd, int pckd, unsigned long lck,
		unsigned long pck, void *data)
{
	struct dpi_clk_calc_ctx *ctx = data;
	/*
         * Odd dividers give us uneven duty cycle, causing problem when level
         * shifted. So skip all odd dividers when the pixel clock is on the
         * higher side.
         */
	if (ctx->pck_min >= 100000000) {
		if (lckd > 1 && lckd % 2 != 0)
			return false;
		if (pckd > 1 && pckd % 2 != 0)
			return false;
	}
	ctx->dispc_cinfo.lck_div = lckd;
	ctx->dispc_cinfo.pck_div = pckd;
	ctx->dispc_cinfo.lck = lck;
	ctx->dispc_cinfo.pck = pck;
	return true;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 107 | 100.00% | 2 | 100.00% | 
 | Total | 107 | 100.00% | 2 | 100.00% | 
static bool dpi_calc_hsdiv_cb(int m_dispc, unsigned long dispc,
		void *data)
{
	struct dpi_clk_calc_ctx *ctx = data;
	/*
         * Odd dividers give us uneven duty cycle, causing problem when level
         * shifted. So skip all odd dividers when the pixel clock is on the
         * higher side.
         */
	if (m_dispc > 1 && m_dispc % 2 != 0 && ctx->pck_min >= 100000000)
		return false;
	ctx->dsi_cinfo.mX[HSDIV_DISPC] = m_dispc;
	ctx->dsi_cinfo.clkout[HSDIV_DISPC] = dispc;
	return dispc_div_calc(dispc, ctx->pck_min, ctx->pck_max,
			dpi_calc_dispc_cb, ctx);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 86 | 100.00% | 4 | 100.00% | 
 | Total | 86 | 100.00% | 4 | 100.00% | 
static bool dpi_calc_pll_cb(int n, int m, unsigned long fint,
		unsigned long clkdco,
		void *data)
{
	struct dpi_clk_calc_ctx *ctx = data;
	ctx->dsi_cinfo.n = n;
	ctx->dsi_cinfo.m = m;
	ctx->dsi_cinfo.fint = fint;
	ctx->dsi_cinfo.clkdco = clkdco;
	return dss_pll_hsdiv_calc(ctx->pll, clkdco,
		ctx->pck_min, dss_feat_get_param_max(FEAT_PARAM_DSS_FCK),
		dpi_calc_hsdiv_cb, ctx);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 86 | 100.00% | 3 | 100.00% | 
 | Total | 86 | 100.00% | 3 | 100.00% | 
static bool dpi_calc_dss_cb(unsigned long fck, void *data)
{
	struct dpi_clk_calc_ctx *ctx = data;
	ctx->fck = fck;
	return dispc_div_calc(fck, ctx->pck_min, ctx->pck_max,
			dpi_calc_dispc_cb, ctx);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 45 | 100.00% | 1 | 100.00% | 
 | Total | 45 | 100.00% | 1 | 100.00% | 
static bool dpi_dsi_clk_calc(struct dpi_data *dpi, unsigned long pck,
		struct dpi_clk_calc_ctx *ctx)
{
	unsigned long clkin;
	unsigned long pll_min, pll_max;
	memset(ctx, 0, sizeof(*ctx));
	ctx->pll = dpi->pll;
	ctx->pck_min = pck - 1000;
	ctx->pck_max = pck + 1000;
	pll_min = 0;
	pll_max = 0;
	clkin = clk_get_rate(ctx->pll->clkin);
	return dss_pll_calc(ctx->pll, clkin,
			pll_min, pll_max,
			dpi_calc_pll_cb, ctx);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 97 | 93.27% | 2 | 66.67% | 
| archit taneja | archit taneja | 7 | 6.73% | 1 | 33.33% | 
 | Total | 104 | 100.00% | 3 | 100.00% | 
static bool dpi_dss_clk_calc(unsigned long pck, struct dpi_clk_calc_ctx *ctx)
{
	int i;
	/*
         * DSS fck gives us very few possibilities, so finding a good pixel
         * clock may not be possible. We try multiple times to find the clock,
         * each time widening the pixel clock range we look for, up to
         * +/- ~15MHz.
         */
	for (i = 0; i < 25; ++i) {
		bool ok;
		memset(ctx, 0, sizeof(*ctx));
		if (pck > 1000 * i * i * i)
			ctx->pck_min = max(pck - 1000 * i * i * i, 0lu);
		else
			ctx->pck_min = 0;
		ctx->pck_max = pck + 1000 * i * i * i;
		ok = dss_div_calc(pck, ctx->pck_min, dpi_calc_dss_cb, ctx);
		if (ok)
			return ok;
	}
	return false;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 127 | 100.00% | 3 | 100.00% | 
 | Total | 127 | 100.00% | 3 | 100.00% | 
static int dpi_set_dsi_clk(struct dpi_data *dpi, enum omap_channel channel,
		unsigned long pck_req, unsigned long *fck, int *lck_div,
		int *pck_div)
{
	struct dpi_clk_calc_ctx ctx;
	int r;
	bool ok;
	ok = dpi_dsi_clk_calc(dpi, pck_req, &ctx);
	if (!ok)
		return -EINVAL;
	r = dss_pll_set_config(dpi->pll, &ctx.dsi_cinfo);
	if (r)
		return r;
	dss_select_lcd_clk_source(channel,
			dpi_get_alt_clk_src(channel));
	dpi->mgr_config.clock_info = ctx.dispc_cinfo;
	*fck = ctx.dsi_cinfo.clkout[HSDIV_DISPC];
	*lck_div = ctx.dispc_cinfo.lck_div;
	*pck_div = ctx.dispc_cinfo.pck_div;
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 120 | 87.59% | 7 | 63.64% | 
| archit taneja | archit taneja | 16 | 11.68% | 3 | 27.27% | 
| sumit semwal | sumit semwal | 1 | 0.73% | 1 | 9.09% | 
 | Total | 137 | 100.00% | 11 | 100.00% | 
static int dpi_set_dispc_clk(struct dpi_data *dpi, unsigned long pck_req,
		unsigned long *fck, int *lck_div, int *pck_div)
{
	struct dpi_clk_calc_ctx ctx;
	int r;
	bool ok;
	ok = dpi_dss_clk_calc(pck_req, &ctx);
	if (!ok)
		return -EINVAL;
	r = dss_set_fck_rate(ctx.fck);
	if (r)
		return r;
	dpi->mgr_config.clock_info = ctx.dispc_cinfo;
	*fck = ctx.fck;
	*lck_div = ctx.dispc_cinfo.lck_div;
	*pck_div = ctx.dispc_cinfo.pck_div;
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 100 | 90.09% | 3 | 60.00% | 
| archit taneja | archit taneja | 11 | 9.91% | 2 | 40.00% | 
 | Total | 111 | 100.00% | 5 | 100.00% | 
static int dpi_set_mode(struct dpi_data *dpi)
{
	struct omap_dss_device *out = &dpi->output;
	enum omap_channel channel = out->dispc_channel;
	struct omap_video_timings *t = &dpi->timings;
	int lck_div = 0, pck_div = 0;
	unsigned long fck = 0;
	unsigned long pck;
	int r = 0;
	if (dpi->pll)
		r = dpi_set_dsi_clk(dpi, channel, t->pixelclock, &fck,
				&lck_div, &pck_div);
	else
		r = dpi_set_dispc_clk(dpi, t->pixelclock, &fck,
				&lck_div, &pck_div);
	if (r)
		return r;
	pck = fck / lck_div / pck_div;
	if (pck != t->pixelclock) {
		DSSWARN("Could not find exact pixel clock. Requested %d Hz, got %lu Hz\n",
			t->pixelclock, pck);
		t->pixelclock = pck;
	}
	dss_mgr_set_timings(channel, t);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 128 | 78.05% | 6 | 50.00% | 
| archit taneja | archit taneja | 34 | 20.73% | 4 | 33.33% | 
| sumit semwal | sumit semwal | 2 | 1.22% | 2 | 16.67% | 
 | Total | 164 | 100.00% | 12 | 100.00% | 
static void dpi_config_lcd_manager(struct dpi_data *dpi)
{
	struct omap_dss_device *out = &dpi->output;
	enum omap_channel channel = out->dispc_channel;
	dpi->mgr_config.io_pad_mode = DSS_IO_PAD_MODE_BYPASS;
	dpi->mgr_config.stallmode = false;
	dpi->mgr_config.fifohandcheck = false;
	dpi->mgr_config.video_port_width = dpi->data_lines;
	dpi->mgr_config.lcden_sig_polarity = 0;
	dss_mgr_set_lcd_config(channel, &dpi->mgr_config);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 66 | 81.48% | 4 | 50.00% | 
| tomi valkeinen | tomi valkeinen | 15 | 18.52% | 4 | 50.00% | 
 | Total | 81 | 100.00% | 8 | 100.00% | 
static int dpi_display_enable(struct omap_dss_device *dssdev)
{
	struct dpi_data *dpi = dpi_get_data_from_dssdev(dssdev);
	struct omap_dss_device *out = &dpi->output;
	enum omap_channel channel = out->dispc_channel;
	int r;
	mutex_lock(&dpi->lock);
	if (dss_has_feature(FEAT_DPI_USES_VDDS_DSI) && !dpi->vdds_dsi_reg) {
		DSSERR("no VDSS_DSI regulator\n");
		r = -ENODEV;
		goto err_no_reg;
	}
	if (!out->dispc_channel_connected) {
		DSSERR("failed to enable display: no output/manager\n");
		r = -ENODEV;
		goto err_no_out_mgr;
	}
	if (dss_has_feature(FEAT_DPI_USES_VDDS_DSI)) {
		r = regulator_enable(dpi->vdds_dsi_reg);
		if (r)
			goto err_reg_enable;
	}
	r = dispc_runtime_get();
	if (r)
		goto err_get_dispc;
	r = dss_dpi_select_source(out->port_num, channel);
	if (r)
		goto err_src_sel;
	if (dpi->pll) {
		r = dss_pll_enable(dpi->pll);
		if (r)
			goto err_dsi_pll_init;
	}
	r = dpi_set_mode(dpi);
	if (r)
		goto err_set_mode;
	dpi_config_lcd_manager(dpi);
	mdelay(2);
	r = dss_mgr_enable(channel);
	if (r)
		goto err_mgr_enable;
	mutex_unlock(&dpi->lock);
	return 0;
err_mgr_enable:
err_set_mode:
	if (dpi->pll)
		dss_pll_disable(dpi->pll);
err_dsi_pll_init:
err_src_sel:
	dispc_runtime_put();
err_get_dispc:
	if (dss_has_feature(FEAT_DPI_USES_VDDS_DSI))
		regulator_disable(dpi->vdds_dsi_reg);
err_reg_enable:
err_no_out_mgr:
err_no_reg:
	mutex_unlock(&dpi->lock);
	return r;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 172 | 60.56% | 15 | 60.00% | 
| archit taneja | archit taneja | 84 | 29.58% | 8 | 32.00% | 
| russell king | russell king | 16 | 5.63% | 1 | 4.00% | 
| chandrabhanu mahapatra | chandrabhanu mahapatra | 12 | 4.23% | 1 | 4.00% | 
 | Total | 284 | 100.00% | 25 | 100.00% | 
static void dpi_display_disable(struct omap_dss_device *dssdev)
{
	struct dpi_data *dpi = dpi_get_data_from_dssdev(dssdev);
	enum omap_channel channel = dpi->output.dispc_channel;
	mutex_lock(&dpi->lock);
	dss_mgr_disable(channel);
	if (dpi->pll) {
		dss_select_lcd_clk_source(channel, OMAP_DSS_CLK_SRC_FCK);
		dss_pll_disable(dpi->pll);
	}
	dispc_runtime_put();
	if (dss_has_feature(FEAT_DPI_USES_VDDS_DSI))
		regulator_disable(dpi->vdds_dsi_reg);
	mutex_unlock(&dpi->lock);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 48 | 52.75% | 11 | 57.89% | 
| archit taneja | archit taneja | 39 | 42.86% | 7 | 36.84% | 
| chandrabhanu mahapatra | chandrabhanu mahapatra | 4 | 4.40% | 1 | 5.26% | 
 | Total | 91 | 100.00% | 19 | 100.00% | 
static void dpi_set_timings(struct omap_dss_device *dssdev,
		struct omap_video_timings *timings)
{
	struct dpi_data *dpi = dpi_get_data_from_dssdev(dssdev);
	DSSDBG("dpi_set_timings\n");
	mutex_lock(&dpi->lock);
	dpi->timings = *timings;
	mutex_unlock(&dpi->lock);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 33 | 61.11% | 4 | 66.67% | 
| tomi valkeinen | tomi valkeinen | 21 | 38.89% | 2 | 33.33% | 
 | Total | 54 | 100.00% | 6 | 100.00% | 
static void dpi_get_timings(struct omap_dss_device *dssdev,
		struct omap_video_timings *timings)
{
	struct dpi_data *dpi = dpi_get_data_from_dssdev(dssdev);
	mutex_lock(&dpi->lock);
	*timings = dpi->timings;
	mutex_unlock(&dpi->lock);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 36 | 73.47% | 1 | 33.33% | 
| archit taneja | archit taneja | 13 | 26.53% | 2 | 66.67% | 
 | Total | 49 | 100.00% | 3 | 100.00% | 
static int dpi_check_timings(struct omap_dss_device *dssdev,
			struct omap_video_timings *timings)
{
	struct dpi_data *dpi = dpi_get_data_from_dssdev(dssdev);
	enum omap_channel channel = dpi->output.dispc_channel;
	int lck_div, pck_div;
	unsigned long fck;
	unsigned long pck;
	struct dpi_clk_calc_ctx ctx;
	bool ok;
	if (timings->x_res % 8 != 0)
		return -EINVAL;
	if (!dispc_mgr_timings_ok(channel, timings))
		return -EINVAL;
	if (timings->pixelclock == 0)
		return -EINVAL;
	if (dpi->pll) {
		ok = dpi_dsi_clk_calc(dpi, timings->pixelclock, &ctx);
		if (!ok)
			return -EINVAL;
		fck = ctx.dsi_cinfo.clkout[HSDIV_DISPC];
	} else {
		ok = dpi_dss_clk_calc(timings->pixelclock, &ctx);
		if (!ok)
			return -EINVAL;
		fck = ctx.fck;
	}
	lck_div = ctx.dispc_cinfo.lck_div;
	pck_div = ctx.dispc_cinfo.pck_div;
	pck = fck / lck_div / pck_div;
	timings->pixelclock = pck;
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 176 | 87.56% | 11 | 68.75% | 
| archit taneja | archit taneja | 25 | 12.44% | 5 | 31.25% | 
 | Total | 201 | 100.00% | 16 | 100.00% | 
static void dpi_set_data_lines(struct omap_dss_device *dssdev, int data_lines)
{
	struct dpi_data *dpi = dpi_get_data_from_dssdev(dssdev);
	mutex_lock(&dpi->lock);
	dpi->data_lines = data_lines;
	mutex_unlock(&dpi->lock);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 44 | 95.65% | 3 | 75.00% | 
| tomi valkeinen | tomi valkeinen | 2 | 4.35% | 1 | 25.00% | 
 | Total | 46 | 100.00% | 4 | 100.00% | 
static int dpi_verify_dsi_pll(struct dss_pll *pll)
{
	int r;
	/* do initial setup with the PLL to see if it is operational */
	r = dss_pll_enable(pll);
	if (r)
		return r;
	dss_pll_disable(pll);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 37 | 100.00% | 2 | 100.00% | 
 | Total | 37 | 100.00% | 2 | 100.00% | 
static int dpi_init_regulator(struct dpi_data *dpi)
{
	struct regulator *vdds_dsi;
	if (!dss_has_feature(FEAT_DPI_USES_VDDS_DSI))
		return 0;
	if (dpi->vdds_dsi_reg)
		return 0;
	vdds_dsi = devm_regulator_get(&dpi->pdev->dev, "vdds_dsi");
	if (IS_ERR(vdds_dsi)) {
		if (PTR_ERR(vdds_dsi) != -EPROBE_DEFER)
			DSSERR("can't get VDDS_DSI regulator\n");
		return PTR_ERR(vdds_dsi);
	}
	dpi->vdds_dsi_reg = vdds_dsi;
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 78 | 87.64% | 8 | 80.00% | 
| archit taneja | archit taneja | 7 | 7.87% | 1 | 10.00% | 
| chandrabhanu mahapatra | chandrabhanu mahapatra | 4 | 4.49% | 1 | 10.00% | 
 | Total | 89 | 100.00% | 10 | 100.00% | 
static void dpi_init_pll(struct dpi_data *dpi)
{
	struct dss_pll *pll;
	if (dpi->pll)
		return;
	pll = dpi_get_pll(dpi->output.dispc_channel);
	if (!pll)
		return;
	/* On DRA7 we need to set a mux to use the PLL */
	if (omapdss_get_version() == OMAPDSS_VER_DRA7xx)
		dss_ctrl_pll_set_control_mux(pll->id, dpi->output.dispc_channel);
	if (dpi_verify_dsi_pll(pll)) {
		DSSWARN("DSI PLL not operational\n");
		return;
	}
	dpi->pll = pll;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 71 | 86.59% | 6 | 75.00% | 
| archit taneja | archit taneja | 11 | 13.41% | 2 | 25.00% | 
 | Total | 82 | 100.00% | 8 | 100.00% | 
/*
 * Return a hardcoded channel for the DPI output. This should work for
 * current use cases, but this can be later expanded to either resolve
 * the channel in some more dynamic manner, or get the channel as a user
 * parameter.
 */
static enum omap_channel dpi_get_channel(int port_num)
{
	switch (omapdss_get_version()) {
	case OMAPDSS_VER_OMAP24xx:
	case OMAPDSS_VER_OMAP34xx_ES1:
	case OMAPDSS_VER_OMAP34xx_ES3:
	case OMAPDSS_VER_OMAP3630:
	case OMAPDSS_VER_AM35xx:
	case OMAPDSS_VER_AM43xx:
		return OMAP_DSS_CHANNEL_LCD;
	case OMAPDSS_VER_DRA7xx:
		switch (port_num) {
		case 2:
			return OMAP_DSS_CHANNEL_LCD3;
		case 1:
			return OMAP_DSS_CHANNEL_LCD2;
		case 0:
		default:
			return OMAP_DSS_CHANNEL_LCD;
		}
	case OMAPDSS_VER_OMAP4430_ES1:
	case OMAPDSS_VER_OMAP4430_ES2:
	case OMAPDSS_VER_OMAP4:
		return OMAP_DSS_CHANNEL_LCD2;
	case OMAPDSS_VER_OMAP5:
		return OMAP_DSS_CHANNEL_LCD3;
	default:
		DSSWARN("unsupported DSS version\n");
		return OMAP_DSS_CHANNEL_LCD;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 88 | 94.62% | 4 | 66.67% | 
| sathya prakash* | sathya prakash* | 3 | 3.23% | 1 | 16.67% | 
| archit taneja | archit taneja | 2 | 2.15% | 1 | 16.67% | 
 | Total | 93 | 100.00% | 6 | 100.00% | 
static int dpi_connect(struct omap_dss_device *dssdev,
		struct omap_dss_device *dst)
{
	struct dpi_data *dpi = dpi_get_data_from_dssdev(dssdev);
	enum omap_channel channel = dpi->output.dispc_channel;
	int r;
	r = dpi_init_regulator(dpi);
	if (r)
		return r;
	dpi_init_pll(dpi);
	r = dss_mgr_connect(channel, dssdev);
	if (r)
		return r;
	r = omapdss_output_set_device(dssdev, dst);
	if (r) {
		DSSERR("failed to connect output to new device: %s\n",
				dst->name);
		dss_mgr_disconnect(channel, dssdev);
		return r;
	}
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 96 | 86.49% | 2 | 50.00% | 
| archit taneja | archit taneja | 15 | 13.51% | 2 | 50.00% | 
 | Total | 111 | 100.00% | 4 | 100.00% | 
static void dpi_disconnect(struct omap_dss_device *dssdev,
		struct omap_dss_device *dst)
{
	struct dpi_data *dpi = dpi_get_data_from_dssdev(dssdev);
	enum omap_channel channel = dpi->output.dispc_channel;
	WARN_ON(dst != dssdev->dst);
	if (dst != dssdev->dst)
		return;
	omapdss_output_unset_device(dssdev);
	dss_mgr_disconnect(channel, dssdev);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 66 | 100.00% | 3 | 100.00% | 
 | Total | 66 | 100.00% | 3 | 100.00% | 
static const struct omapdss_dpi_ops dpi_ops = {
	.connect = dpi_connect,
	.disconnect = dpi_disconnect,
	.enable = dpi_display_enable,
	.disable = dpi_display_disable,
	.check_timings = dpi_check_timings,
	.set_timings = dpi_set_timings,
	.get_timings = dpi_get_timings,
	.set_data_lines = dpi_set_data_lines,
};
static void dpi_init_output(struct platform_device *pdev)
{
	struct dpi_data *dpi = dpi_get_data_from_pdev(pdev);
	struct omap_dss_device *out = &dpi->output;
	out->dev = &pdev->dev;
	out->id = OMAP_DSS_OUTPUT_DPI;
	out->output_type = OMAP_DISPLAY_TYPE_DPI;
	out->name = "dpi.0";
	out->dispc_channel = dpi_get_channel(0);
	out->ops.dpi = &dpi_ops;
	out->owner = THIS_MODULE;
	omapdss_register_output(out);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 53 | 60.92% | 4 | 40.00% | 
| tomi valkeinen | tomi valkeinen | 34 | 39.08% | 6 | 60.00% | 
 | Total | 87 | 100.00% | 10 | 100.00% | 
static void dpi_uninit_output(struct platform_device *pdev)
{
	struct dpi_data *dpi = dpi_get_data_from_pdev(pdev);
	struct omap_dss_device *out = &dpi->output;
	omapdss_unregister_output(out);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 34 | 94.44% | 3 | 60.00% | 
| tomi valkeinen | tomi valkeinen | 2 | 5.56% | 2 | 40.00% | 
 | Total | 36 | 100.00% | 5 | 100.00% | 
static void dpi_init_output_port(struct platform_device *pdev,
	struct device_node *port)
{
	struct dpi_data *dpi = port->data;
	struct omap_dss_device *out = &dpi->output;
	int r;
	u32 port_num;
	r = of_property_read_u32(port, "reg", &port_num);
	if (r)
		port_num = 0;
	switch (port_num) {
	case 2:
		out->name = "dpi.2";
		break;
	case 1:
		out->name = "dpi.1";
		break;
	case 0:
	default:
		out->name = "dpi.0";
		break;
	}
	out->dev = &pdev->dev;
	out->id = OMAP_DSS_OUTPUT_DPI;
	out->output_type = OMAP_DISPLAY_TYPE_DPI;
	out->dispc_channel = dpi_get_channel(port_num);
	out->port_num = port_num;
	out->ops.dpi = &dpi_ops;
	out->owner = THIS_MODULE;
	omapdss_register_output(out);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 154 | 100.00% | 2 | 100.00% | 
 | Total | 154 | 100.00% | 2 | 100.00% | 
static void dpi_uninit_output_port(struct device_node *port)
{
	struct dpi_data *dpi = port->data;
	struct omap_dss_device *out = &dpi->output;
	omapdss_unregister_output(out);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 35 | 100.00% | 1 | 100.00% | 
 | Total | 35 | 100.00% | 1 | 100.00% | 
static int dpi_bind(struct device *dev, struct device *master, void *data)
{
	struct platform_device *pdev = to_platform_device(dev);
	struct dpi_data *dpi;
	dpi = devm_kzalloc(&pdev->dev, sizeof(*dpi), GFP_KERNEL);
	if (!dpi)
		return -ENOMEM;
	dpi->pdev = pdev;
	dev_set_drvdata(&pdev->dev, dpi);
	mutex_init(&dpi->lock);
	dpi_init_output(pdev);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 56 | 59.57% | 4 | 44.44% | 
| tomi valkeinen | tomi valkeinen | 38 | 40.43% | 5 | 55.56% | 
 | Total | 94 | 100.00% | 9 | 100.00% | 
static void dpi_unbind(struct device *dev, struct device *master, void *data)
{
	struct platform_device *pdev = to_platform_device(dev);
	dpi_uninit_output(pdev);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 35 | 100.00% | 1 | 100.00% | 
 | Total | 35 | 100.00% | 1 | 100.00% | 
static const struct component_ops dpi_component_ops = {
	.bind	= dpi_bind,
	.unbind	= dpi_unbind,
};
static int dpi_probe(struct platform_device *pdev)
{
	return component_add(&pdev->dev, &dpi_component_ops);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 23 | 100.00% | 2 | 100.00% | 
 | Total | 23 | 100.00% | 2 | 100.00% | 
static int dpi_remove(struct platform_device *pdev)
{
	component_del(&pdev->dev, &dpi_component_ops);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 21 | 84.00% | 2 | 66.67% | 
| archit taneja | archit taneja | 4 | 16.00% | 1 | 33.33% | 
 | Total | 25 | 100.00% | 3 | 100.00% | 
static struct platform_driver omap_dpi_driver = {
	.probe		= dpi_probe,
	.remove		= dpi_remove,
	.driver         = {
		.name   = "omapdss_dpi",
		.suppress_bind_attrs = true,
        },
};
int __init dpi_init_platform_driver(void)
{
	return platform_driver_register(&omap_dpi_driver);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 15 | 100.00% | 3 | 100.00% | 
 | Total | 15 | 100.00% | 3 | 100.00% | 
void dpi_uninit_platform_driver(void)
{
	platform_driver_unregister(&omap_dpi_driver);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 13 | 100.00% | 2 | 100.00% | 
 | Total | 13 | 100.00% | 2 | 100.00% | 
int dpi_init_port(struct platform_device *pdev, struct device_node *port)
{
	struct dpi_data *dpi;
	struct device_node *ep;
	u32 datalines;
	int r;
	dpi = devm_kzalloc(&pdev->dev, sizeof(*dpi), GFP_KERNEL);
	if (!dpi)
		return -ENOMEM;
	ep = omapdss_of_get_next_endpoint(port, NULL);
	if (!ep)
		return 0;
	r = of_property_read_u32(ep, "data-lines", &datalines);
	if (r) {
		DSSERR("failed to parse datalines\n");
		goto err_datalines;
	}
	dpi->data_lines = datalines;
	of_node_put(ep);
	dpi->pdev = pdev;
	port->data = dpi;
	mutex_init(&dpi->lock);
	dpi_init_output_port(pdev, port);
	dpi->port_initialized = true;
	return 0;
err_datalines:
	of_node_put(ep);
	return r;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 113 | 71.52% | 1 | 25.00% | 
| archit taneja | archit taneja | 45 | 28.48% | 3 | 75.00% | 
 | Total | 158 | 100.00% | 4 | 100.00% | 
void dpi_uninit_port(struct device_node *port)
{
	struct dpi_data *dpi = port->data;
	if (!dpi->port_initialized)
		return;
	dpi_uninit_output_port(port);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 16 | 50.00% | 3 | 75.00% | 
| tomi valkeinen | tomi valkeinen | 16 | 50.00% | 1 | 25.00% | 
 | Total | 32 | 100.00% | 4 | 100.00% | 
Overall Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 2471 | 72.27% | 54 | 69.23% | 
| archit taneja | archit taneja | 897 | 26.24% | 18 | 23.08% | 
| chandrabhanu mahapatra | chandrabhanu mahapatra | 23 | 0.67% | 1 | 1.28% | 
| russell king | russell king | 16 | 0.47% | 1 | 1.28% | 
| sathya prakash* | sathya prakash* | 6 | 0.18% | 1 | 1.28% | 
| sumit semwal | sumit semwal | 3 | 0.09% | 2 | 2.56% | 
| paul gortmaker | paul gortmaker | 3 | 0.09% | 1 | 1.28% | 
 | Total | 3419 | 100.00% | 78 | 100.00% | 
  
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.