Release 4.7 drivers/gpu/drm/omapdrm/omap_crtc.c
  
  
/*
 * drivers/gpu/drm/omapdrm/omap_crtc.c
 *
 * Copyright (C) 2011 Texas Instruments
 * Author: Rob Clark <rob@ti.com>
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published by
 * the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#include <drm/drm_atomic.h>
#include <drm/drm_atomic_helper.h>
#include <drm/drm_crtc.h>
#include <drm/drm_crtc_helper.h>
#include <drm/drm_mode.h>
#include <drm/drm_plane_helper.h>
#include "omap_drv.h"
#define to_omap_crtc(x) container_of(x, struct omap_crtc, base)
struct omap_crtc {
	
struct drm_crtc base;
	
const char *name;
	
enum omap_channel channel;
	
struct omap_video_timings timings;
	
struct omap_drm_irq vblank_irq;
	
struct omap_drm_irq error_irq;
	
bool ignore_digit_sync_lost;
	
bool pending;
	
wait_queue_head_t pending_wait;
};
/* -----------------------------------------------------------------------------
 * Helper Functions
 */
uint32_t pipe2vbl(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	return dispc_mgr_get_vsync_irq(omap_crtc->channel);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 28 | 100.00% | 1 | 100.00% | 
 | Total | 28 | 100.00% | 1 | 100.00% | 
struct omap_video_timings *omap_crtc_timings(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	return &omap_crtc->timings;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 28 | 100.00% | 1 | 100.00% | 
 | Total | 28 | 100.00% | 1 | 100.00% | 
enum omap_channel omap_crtc_channel(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	return omap_crtc->channel;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 26 | 100.00% | 1 | 100.00% | 
 | Total | 26 | 100.00% | 1 | 100.00% | 
int omap_crtc_wait_pending(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	/*
         * Timeout is set to a "sufficiently" high value, which should cover
         * a single frame refresh even on slower displays.
         */
	return wait_event_timeout(omap_crtc->pending_wait,
				  !omap_crtc->pending,
				  msecs_to_jiffies(250));
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 39 | 100.00% | 2 | 100.00% | 
 | Total | 39 | 100.00% | 2 | 100.00% | 
/* -----------------------------------------------------------------------------
 * DSS Manager Functions
 */
/*
 * Manager-ops, callbacks from output when they need to configure
 * the upstream part of the video pipe.
 *
 * Most of these we can ignore until we add support for command-mode
 * panels.. for video-mode the crtc-helpers already do an adequate
 * job of sequencing the setup of the video pipe in the proper order
 */
/* ovl-mgr-id -> crtc */
static struct omap_crtc *omap_crtcs[8];
static struct omap_dss_device *omap_crtc_output[8];
/* we can probably ignore these until we support command-mode panels: */
static int omap_crtc_dss_connect(enum omap_channel channel,
		struct omap_dss_device *dst)
{
	if (omap_crtc_output[channel])
		return -EINVAL;
	if ((dispc_mgr_get_supported_outputs(channel) & dst->id) == 0)
		return -EINVAL;
	omap_crtc_output[channel] = dst;
	dst->dispc_channel_connected = true;
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 60 | 98.36% | 6 | 85.71% | 
| laurent pinchart | laurent pinchart | 1 | 1.64% | 1 | 14.29% | 
 | Total | 61 | 100.00% | 7 | 100.00% | 
static void omap_crtc_dss_disconnect(enum omap_channel channel,
		struct omap_dss_device *dst)
{
	omap_crtc_output[channel] = NULL;
	dst->dispc_channel_connected = false;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 27 | 96.43% | 5 | 83.33% | 
| laurent pinchart | laurent pinchart | 1 | 3.57% | 1 | 16.67% | 
 | Total | 28 | 100.00% | 6 | 100.00% | 
static void omap_crtc_dss_start_update(enum omap_channel channel)
{
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 5 | 55.56% | 1 | 33.33% | 
| tomi valkeinen | tomi valkeinen | 3 | 33.33% | 1 | 33.33% | 
| laurent pinchart | laurent pinchart | 1 | 11.11% | 1 | 33.33% | 
 | Total | 9 | 100.00% | 3 | 100.00% | 
/* Called only from the encoder enable/disable and suspend/resume handlers. */
static void omap_crtc_set_enabled(struct drm_crtc *crtc, bool enable)
{
	struct drm_device *dev = crtc->dev;
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	enum omap_channel channel = omap_crtc->channel;
	struct omap_irq_wait *wait;
	u32 framedone_irq, vsync_irq;
	int ret;
	if (omap_crtc_output[channel]->output_type == OMAP_DISPLAY_TYPE_HDMI) {
		dispc_mgr_enable(channel, enable);
		return;
	}
	if (dispc_mgr_is_enabled(channel) == enable)
		return;
	if (omap_crtc->channel == OMAP_DSS_CHANNEL_DIGIT) {
		/*
                 * Digit output produces some sync lost interrupts during the
                 * first frame when enabling, so we need to ignore those.
                 */
		omap_crtc->ignore_digit_sync_lost = true;
	}
	framedone_irq = dispc_mgr_get_framedone_irq(channel);
	vsync_irq = dispc_mgr_get_vsync_irq(channel);
	if (enable) {
		wait = omap_irq_wait_init(dev, vsync_irq, 1);
	} else {
		/*
                 * When we disable the digit output, we need to wait for
                 * FRAMEDONE to know that DISPC has finished with the output.
                 *
                 * OMAP2/3 does not have FRAMEDONE irq for digit output, and in
                 * that case we need to use vsync interrupt, and wait for both
                 * even and odd frames.
                 */
		if (framedone_irq)
			wait = omap_irq_wait_init(dev, framedone_irq, 1);
		else
			wait = omap_irq_wait_init(dev, vsync_irq, 2);
	}
	dispc_mgr_enable(channel, enable);
	ret = omap_irq_wait(dev, wait, msecs_to_jiffies(100));
	if (ret) {
		dev_err(dev->dev, "%s: timeout waiting for %s\n",
				omap_crtc->name, enable ? "enable" : "disable");
	}
	if (omap_crtc->channel == OMAP_DSS_CHANNEL_DIGIT) {
		omap_crtc->ignore_digit_sync_lost = false;
		/* make sure the irq handler sees the value above */
		mb();
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 167 | 72.61% | 1 | 16.67% | 
| tomi valkeinen | tomi valkeinen | 63 | 27.39% | 5 | 83.33% | 
 | Total | 230 | 100.00% | 6 | 100.00% | 
static int omap_crtc_dss_enable(enum omap_channel channel)
{
	struct omap_crtc *omap_crtc = omap_crtcs[channel];
	struct omap_overlay_manager_info info;
	memset(&info, 0, sizeof(info));
	info.default_color = 0x00000000;
	info.trans_key = 0x00000000;
	info.trans_key_type = OMAP_DSS_COLOR_KEY_GFX_DST;
	info.trans_enabled = false;
	dispc_mgr_setup(omap_crtc->channel, &info);
	dispc_mgr_set_timings(omap_crtc->channel,
			&omap_crtc->timings);
	omap_crtc_set_enabled(&omap_crtc->base, true);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 44 | 45.83% | 2 | 33.33% | 
| laurent pinchart | laurent pinchart | 43 | 44.79% | 3 | 50.00% | 
| rob clark | rob clark | 9 | 9.38% | 1 | 16.67% | 
 | Total | 96 | 100.00% | 6 | 100.00% | 
static void omap_crtc_dss_disable(enum omap_channel channel)
{
	struct omap_crtc *omap_crtc = omap_crtcs[channel];
	omap_crtc_set_enabled(&omap_crtc->base, false);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 24 | 80.00% | 2 | 40.00% | 
| rob clark | rob clark | 4 | 13.33% | 1 | 20.00% | 
| laurent pinchart | laurent pinchart | 2 | 6.67% | 2 | 40.00% | 
 | Total | 30 | 100.00% | 5 | 100.00% | 
static void omap_crtc_dss_set_timings(enum omap_channel channel,
		const struct omap_video_timings *timings)
{
	struct omap_crtc *omap_crtc = omap_crtcs[channel];
	DBG("%s", omap_crtc->name);
	omap_crtc->timings = *timings;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 34 | 80.95% | 1 | 25.00% | 
| tomi valkeinen | tomi valkeinen | 7 | 16.67% | 2 | 50.00% | 
| laurent pinchart | laurent pinchart | 1 | 2.38% | 1 | 25.00% | 
 | Total | 42 | 100.00% | 4 | 100.00% | 
static void omap_crtc_dss_set_lcd_config(enum omap_channel channel,
		const struct dss_lcd_mgr_config *config)
{
	struct omap_crtc *omap_crtc = omap_crtcs[channel];
	DBG("%s", omap_crtc->name);
	dispc_mgr_set_lcd_config(omap_crtc->channel, config);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 36 | 81.82% | 1 | 25.00% | 
| tomi valkeinen | tomi valkeinen | 7 | 15.91% | 2 | 50.00% | 
| laurent pinchart | laurent pinchart | 1 | 2.27% | 1 | 25.00% | 
 | Total | 44 | 100.00% | 4 | 100.00% | 
static int omap_crtc_dss_register_framedone(
		enum omap_channel channel,
		void (*handler)(void *), void *data)
{
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 23 | 85.19% | 1 | 33.33% | 
| tomi valkeinen | tomi valkeinen | 3 | 11.11% | 1 | 33.33% | 
| laurent pinchart | laurent pinchart | 1 | 3.70% | 1 | 33.33% | 
 | Total | 27 | 100.00% | 3 | 100.00% | 
static void omap_crtc_dss_unregister_framedone(
		enum omap_channel channel,
		void (*handler)(void *), void *data)
{
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 19 | 82.61% | 1 | 33.33% | 
| tomi valkeinen | tomi valkeinen | 3 | 13.04% | 1 | 33.33% | 
| laurent pinchart | laurent pinchart | 1 | 4.35% | 1 | 33.33% | 
 | Total | 23 | 100.00% | 3 | 100.00% | 
static const struct dss_mgr_ops mgr_ops = {
	.connect = omap_crtc_dss_connect,
	.disconnect = omap_crtc_dss_disconnect,
	.start_update = omap_crtc_dss_start_update,
	.enable = omap_crtc_dss_enable,
	.disable = omap_crtc_dss_disable,
	.set_timings = omap_crtc_dss_set_timings,
	.set_lcd_config = omap_crtc_dss_set_lcd_config,
	.register_framedone_handler = omap_crtc_dss_register_framedone,
	.unregister_framedone_handler = omap_crtc_dss_unregister_framedone,
};
/* -----------------------------------------------------------------------------
 * Setup, Flush and Page Flip
 */
static void omap_crtc_complete_page_flip(struct drm_crtc *crtc)
{
	struct drm_pending_vblank_event *event;
	struct drm_device *dev = crtc->dev;
	unsigned long flags;
	event = crtc->state->event;
	if (!event)
		return;
	spin_lock_irqsave(&dev->event_lock, flags);
	drm_crtc_send_vblank_event(crtc, event);
	spin_unlock_irqrestore(&dev->event_lock, flags);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 56 | 80.00% | 4 | 80.00% | 
| tomi valkeinen | tomi valkeinen | 14 | 20.00% | 1 | 20.00% | 
 | Total | 70 | 100.00% | 5 | 100.00% | 
static void omap_crtc_error_irq(struct omap_drm_irq *irq, uint32_t irqstatus)
{
	struct omap_crtc *omap_crtc =
			container_of(irq, struct omap_crtc, error_irq);
	if (omap_crtc->ignore_digit_sync_lost) {
		irqstatus &= ~DISPC_IRQ_SYNC_LOST_DIGIT;
		if (!irqstatus)
			return;
	}
	DRM_ERROR_RATELIMITED("%s: errors: %08x\n", omap_crtc->name, irqstatus);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 23 | 38.98% | 2 | 40.00% | 
| tomi valkeinen | tomi valkeinen | 18 | 30.51% | 2 | 40.00% | 
| laurent pinchart | laurent pinchart | 18 | 30.51% | 1 | 20.00% | 
 | Total | 59 | 100.00% | 5 | 100.00% | 
static void omap_crtc_vblank_irq(struct omap_drm_irq *irq, uint32_t irqstatus)
{
	struct omap_crtc *omap_crtc =
			container_of(irq, struct omap_crtc, vblank_irq);
	struct drm_device *dev = omap_crtc->base.dev;
	if (dispc_mgr_go_busy(omap_crtc->channel))
		return;
	DBG("%s: apply done", omap_crtc->name);
	__omap_irq_unregister(dev, &omap_crtc->vblank_irq);
	rmb();
	WARN_ON(!omap_crtc->pending);
	omap_crtc->pending = false;
	wmb();
	/* wake up userspace */
	omap_crtc_complete_page_flip(&omap_crtc->base);
	/* wake up omap_atomic_complete */
	wake_up(&omap_crtc->pending_wait);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 49 | 45.79% | 3 | 50.00% | 
| rob clark | rob clark | 34 | 31.78% | 2 | 33.33% | 
| tomi valkeinen | tomi valkeinen | 24 | 22.43% | 1 | 16.67% | 
 | Total | 107 | 100.00% | 6 | 100.00% | 
/* -----------------------------------------------------------------------------
 * CRTC Functions
 */
static void omap_crtc_destroy(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	DBG("%s", omap_crtc->name);
	WARN_ON(omap_crtc->vblank_irq.registered);
	omap_irq_unregister(crtc->dev, &omap_crtc->error_irq);
	drm_crtc_cleanup(crtc);
	kfree(omap_crtc);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 33 | 54.10% | 2 | 66.67% | 
| rob clark | rob clark | 28 | 45.90% | 1 | 33.33% | 
 | Total | 61 | 100.00% | 3 | 100.00% | 
static void omap_crtc_enable(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	DBG("%s", omap_crtc->name);
	rmb();
	WARN_ON(omap_crtc->pending);
	omap_crtc->pending = true;
	wmb();
	omap_irq_register(crtc->dev, &omap_crtc->vblank_irq);
	drm_crtc_vblank_on(crtc);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 31 | 46.97% | 1 | 16.67% | 
| laurent pinchart | laurent pinchart | 17 | 25.76% | 3 | 50.00% | 
| rob clark | rob clark | 16 | 24.24% | 1 | 16.67% | 
| archit taneja | archit taneja | 2 | 3.03% | 1 | 16.67% | 
 | Total | 66 | 100.00% | 6 | 100.00% | 
static void omap_crtc_disable(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	DBG("%s", omap_crtc->name);
	drm_crtc_vblank_off(crtc);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 34 | 97.14% | 2 | 66.67% | 
| rob clark | rob clark | 1 | 2.86% | 1 | 33.33% | 
 | Total | 35 | 100.00% | 3 | 100.00% | 
static void omap_crtc_mode_set_nofb(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	struct drm_display_mode *mode = &crtc->state->adjusted_mode;
	DBG("%s: set mode: %d:\"%s\" %d %d %d %d %d %d %d %d %d %d 0x%x 0x%x",
	    omap_crtc->name, mode->base.id, mode->name,
	    mode->vrefresh, mode->clock,
	    mode->hdisplay, mode->hsync_start, mode->hsync_end, mode->htotal,
	    mode->vdisplay, mode->vsync_start, mode->vsync_end, mode->vtotal,
	    mode->type, mode->flags);
	copy_timings_drm_to_omap(&omap_crtc->timings, mode);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 93 | 84.55% | 2 | 40.00% | 
| rob clark | rob clark | 17 | 15.45% | 3 | 60.00% | 
 | Total | 110 | 100.00% | 5 | 100.00% | 
static void omap_crtc_atomic_begin(struct drm_crtc *crtc,
                                  struct drm_crtc_state *old_crtc_state)
{
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 9 | 60.00% | 1 | 33.33% | 
| daniel vetter | daniel vetter | 5 | 33.33% | 1 | 33.33% | 
| tomi valkeinen | tomi valkeinen | 1 | 6.67% | 1 | 33.33% | 
 | Total | 15 | 100.00% | 3 | 100.00% | 
static void omap_crtc_atomic_flush(struct drm_crtc *crtc,
                                  struct drm_crtc_state *old_crtc_state)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	WARN_ON(omap_crtc->vblank_irq.registered);
	if (dispc_mgr_is_enabled(omap_crtc->channel)) {
		DBG("%s: GO", omap_crtc->name);
		rmb();
		WARN_ON(omap_crtc->pending);
		omap_crtc->pending = true;
		wmb();
		dispc_mgr_go(omap_crtc->channel);
		omap_irq_register(crtc->dev, &omap_crtc->vblank_irq);
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 75 | 80.65% | 2 | 28.57% | 
| rob clark | rob clark | 9 | 9.68% | 2 | 28.57% | 
| daniel vetter | daniel vetter | 5 | 5.38% | 1 | 14.29% | 
| laurent pinchart | laurent pinchart | 4 | 4.30% | 2 | 28.57% | 
 | Total | 93 | 100.00% | 7 | 100.00% | 
static bool omap_crtc_is_plane_prop(struct drm_device *dev,
	struct drm_property *property)
{
	struct omap_drm_private *priv = dev->dev_private;
	return property == priv->zorder_prop ||
		property == dev->mode_config.rotation_property;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 40 | 100.00% | 1 | 100.00% | 
 | Total | 40 | 100.00% | 1 | 100.00% | 
static int omap_crtc_atomic_set_property(struct drm_crtc *crtc,
					 struct drm_crtc_state *state,
					 struct drm_property *property,
					 uint64_t val)
{
	struct drm_device *dev = crtc->dev;
	if (omap_crtc_is_plane_prop(dev, property)) {
		struct drm_plane_state *plane_state;
		struct drm_plane *plane = crtc->primary;
		/*
                 * Delegate property set to the primary plane. Get the plane
                 * state and set the property directly.
                 */
		plane_state = drm_atomic_get_plane_state(state->state, plane);
		if (IS_ERR(plane_state))
			return PTR_ERR(plane_state);
		return drm_atomic_plane_set_property(plane, plane_state,
				property, val);
	}
	return -EINVAL;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 56 | 56.57% | 2 | 33.33% | 
| tomi valkeinen | tomi valkeinen | 35 | 35.35% | 2 | 33.33% | 
| jyri sarha | jyri sarha | 7 | 7.07% | 1 | 16.67% | 
| rob clark | rob clark | 1 | 1.01% | 1 | 16.67% | 
 | Total | 99 | 100.00% | 6 | 100.00% | 
static int omap_crtc_atomic_get_property(struct drm_crtc *crtc,
					 const struct drm_crtc_state *state,
					 struct drm_property *property,
					 uint64_t *val)
{
	struct drm_device *dev = crtc->dev;
	if (omap_crtc_is_plane_prop(dev, property)) {
		/*
                 * Delegate property get to the primary plane. The
                 * drm_atomic_plane_get_property() function isn't exported, but
                 * can be called through drm_object_property_get_value() as that
                 * will call drm_atomic_get_property() for atomic drivers.
                 */
		return drm_object_property_get_value(&crtc->primary->base,
				property, val);
	}
	return -EINVAL;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 38 | 57.58% | 2 | 50.00% | 
| tomi valkeinen | tomi valkeinen | 28 | 42.42% | 2 | 50.00% | 
 | Total | 66 | 100.00% | 4 | 100.00% | 
static const struct drm_crtc_funcs omap_crtc_funcs = {
	.reset = drm_atomic_helper_crtc_reset,
	.set_config = drm_atomic_helper_set_config,
	.destroy = omap_crtc_destroy,
	.page_flip = drm_atomic_helper_page_flip,
	.set_property = drm_atomic_helper_crtc_set_property,
	.atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state,
	.atomic_destroy_state = drm_atomic_helper_crtc_destroy_state,
	.atomic_set_property = omap_crtc_atomic_set_property,
	.atomic_get_property = omap_crtc_atomic_get_property,
};
static const struct drm_crtc_helper_funcs omap_crtc_helper_funcs = {
	.mode_set_nofb = omap_crtc_mode_set_nofb,
	.disable = omap_crtc_disable,
	.enable = omap_crtc_enable,
	.atomic_begin = omap_crtc_atomic_begin,
	.atomic_flush = omap_crtc_atomic_flush,
};
/* -----------------------------------------------------------------------------
 * Init and Cleanup
 */
static const char *channel_names[] = {
	[OMAP_DSS_CHANNEL_LCD] = "lcd",
	[OMAP_DSS_CHANNEL_DIGIT] = "tv",
	[OMAP_DSS_CHANNEL_LCD2] = "lcd2",
	[OMAP_DSS_CHANNEL_LCD3] = "lcd3",
};
void omap_crtc_pre_init(void)
{
	dss_install_mgr_ops(&mgr_ops);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| tomi valkeinen | tomi valkeinen | 13 | 100.00% | 1 | 100.00% | 
 | Total | 13 | 100.00% | 1 | 100.00% | 
void omap_crtc_pre_uninit(void)
{
	dss_uninstall_mgr_ops();
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| archit taneja | archit taneja | 10 | 100.00% | 1 | 100.00% | 
 | Total | 10 | 100.00% | 1 | 100.00% | 
/* initialize crtc */
struct drm_crtc *omap_crtc_init(struct drm_device *dev,
		struct drm_plane *plane, enum omap_channel channel, int id)
{
	struct drm_crtc *crtc = NULL;
	struct omap_crtc *omap_crtc;
	int ret;
	DBG("%s", channel_names[channel]);
	omap_crtc = kzalloc(sizeof(*omap_crtc), GFP_KERNEL);
	if (!omap_crtc)
		return NULL;
	crtc = &omap_crtc->base;
	init_waitqueue_head(&omap_crtc->pending_wait);
	omap_crtc->channel = channel;
	omap_crtc->name = channel_names[channel];
	omap_crtc->vblank_irq.irqmask = pipe2vbl(crtc);
	omap_crtc->vblank_irq.irq = omap_crtc_vblank_irq;
	omap_crtc->error_irq.irqmask =
			dispc_mgr_get_sync_lost_irq(channel);
	omap_crtc->error_irq.irq = omap_crtc_error_irq;
	omap_irq_register(dev, &omap_crtc->error_irq);
	ret = drm_crtc_init_with_planes(dev, crtc, plane, NULL,
					&omap_crtc_funcs, NULL);
	if (ret < 0) {
		kfree(omap_crtc);
		return NULL;
	}
	drm_crtc_helper_add(crtc, &omap_crtc_helper_funcs);
	omap_plane_install_properties(crtc->primary, &crtc->base);
	omap_crtcs[channel] = omap_crtc;
	return crtc;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| rob clark | rob clark | 147 | 69.34% | 4 | 36.36% | 
| laurent pinchart | laurent pinchart | 39 | 18.40% | 3 | 27.27% | 
| archit taneja | archit taneja | 16 | 7.55% | 1 | 9.09% | 
| tomi valkeinen | tomi valkeinen | 8 | 3.77% | 2 | 18.18% | 
| ville syrjala | ville syrjala | 2 | 0.94% | 1 | 9.09% | 
 | Total | 212 | 100.00% | 11 | 100.00% | 
Overall Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| laurent pinchart | laurent pinchart | 832 | 40.88% | 19 | 38.00% | 
| tomi valkeinen | tomi valkeinen | 603 | 29.63% | 17 | 34.00% | 
| rob clark | rob clark | 517 | 25.41% | 6 | 12.00% | 
| archit taneja | archit taneja | 62 | 3.05% | 4 | 8.00% | 
| daniel vetter | daniel vetter | 12 | 0.59% | 2 | 4.00% | 
| jyri sarha | jyri sarha | 7 | 0.34% | 1 | 2.00% | 
| ville syrjala | ville syrjala | 2 | 0.10% | 1 | 2.00% | 
 | Total | 2035 | 100.00% | 50 | 100.00% | 
  
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.