Release 4.7 drivers/gpu/host1x/dev.c
  
  
/*
 * Tegra host1x driver
 *
 * Copyright (c) 2010-2013, NVIDIA Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#include <linux/module.h>
#include <linux/list.h>
#include <linux/slab.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/dma-mapping.h>
#define CREATE_TRACE_POINTS
#include <trace/events/host1x.h>
#include "bus.h"
#include "dev.h"
#include "intr.h"
#include "channel.h"
#include "debug.h"
#include "hw/host1x01.h"
#include "hw/host1x02.h"
#include "hw/host1x04.h"
#include "hw/host1x05.h"
void host1x_sync_writel(struct host1x *host1x, u32 v, u32 r)
{
	void __iomem *sync_regs = host1x->regs + host1x->info->sync_offset;
	writel(v, sync_regs + r);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| terje bergstrom | terje bergstrom | 40 | 100.00% | 1 | 100.00% | 
 | Total | 40 | 100.00% | 1 | 100.00% | 
u32 host1x_sync_readl(struct host1x *host1x, u32 r)
{
	void __iomem *sync_regs = host1x->regs + host1x->info->sync_offset;
	return readl(sync_regs + r);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| terje bergstrom | terje bergstrom | 36 | 100.00% | 1 | 100.00% | 
 | Total | 36 | 100.00% | 1 | 100.00% | 
void host1x_ch_writel(struct host1x_channel *ch, u32 v, u32 r)
{
	writel(v, ch->regs + r);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| terje bergstrom | terje bergstrom | 27 | 100.00% | 1 | 100.00% | 
 | Total | 27 | 100.00% | 1 | 100.00% | 
u32 host1x_ch_readl(struct host1x_channel *ch, u32 r)
{
	return readl(ch->regs + r);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| terje bergstrom | terje bergstrom | 23 | 100.00% | 1 | 100.00% | 
 | Total | 23 | 100.00% | 1 | 100.00% | 
static const struct host1x_info host1x01_info = {
	.nb_channels	= 8,
	.nb_pts		= 32,
	.nb_mlocks	= 16,
	.nb_bases	= 8,
	.init		= host1x01_init,
	.sync_offset	= 0x3000,
	.dma_mask	= DMA_BIT_MASK(32),
};
static const struct host1x_info host1x02_info = {
	.nb_channels = 9,
	.nb_pts = 32,
	.nb_mlocks = 16,
	.nb_bases = 12,
	.init = host1x02_init,
	.sync_offset = 0x3000,
	.dma_mask = DMA_BIT_MASK(32),
};
static const struct host1x_info host1x04_info = {
	.nb_channels = 12,
	.nb_pts = 192,
	.nb_mlocks = 16,
	.nb_bases = 64,
	.init = host1x04_init,
	.sync_offset = 0x2100,
	.dma_mask = DMA_BIT_MASK(34),
};
static const struct host1x_info host1x05_info = {
	.nb_channels = 14,
	.nb_pts = 192,
	.nb_mlocks = 16,
	.nb_bases = 64,
	.init = host1x05_init,
	.sync_offset = 0x2100,
	.dma_mask = DMA_BIT_MASK(34),
};
static struct of_device_id host1x_of_match[] = {
	{ .compatible = "nvidia,tegra210-host1x", .data = &host1x05_info, },
	{ .compatible = "nvidia,tegra124-host1x", .data = &host1x04_info, },
	{ .compatible = "nvidia,tegra114-host1x", .data = &host1x02_info, },
	{ .compatible = "nvidia,tegra30-host1x", .data = &host1x01_info, },
	{ .compatible = "nvidia,tegra20-host1x", .data = &host1x01_info, },
	{ },
};
MODULE_DEVICE_TABLE(of, host1x_of_match);
static int host1x_probe(struct platform_device *pdev)
{
	const struct of_device_id *id;
	struct host1x *host;
	struct resource *regs;
	int syncpt_irq;
	int err;
	id = of_match_device(host1x_of_match, &pdev->dev);
	if (!id)
		return -EINVAL;
	regs = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!regs) {
		dev_err(&pdev->dev, "failed to get registers\n");
		return -ENXIO;
	}
	syncpt_irq = platform_get_irq(pdev, 0);
	if (syncpt_irq < 0) {
		dev_err(&pdev->dev, "failed to get IRQ\n");
		return -ENXIO;
	}
	host = devm_kzalloc(&pdev->dev, sizeof(*host), GFP_KERNEL);
	if (!host)
		return -ENOMEM;
	mutex_init(&host->devices_lock);
	INIT_LIST_HEAD(&host->devices);
	INIT_LIST_HEAD(&host->list);
	host->dev = &pdev->dev;
	host->info = id->data;
	/* set common host1x device data */
	platform_set_drvdata(pdev, host);
	host->regs = devm_ioremap_resource(&pdev->dev, regs);
	if (IS_ERR(host->regs))
		return PTR_ERR(host->regs);
	dma_set_mask_and_coherent(host->dev, host->info->dma_mask);
	if (host->info->init) {
		err = host->info->init(host);
		if (err)
			return err;
	}
	host->clk = devm_clk_get(&pdev->dev, NULL);
	if (IS_ERR(host->clk)) {
		dev_err(&pdev->dev, "failed to get clock\n");
		err = PTR_ERR(host->clk);
		return err;
	}
	err = host1x_channel_list_init(host);
	if (err) {
		dev_err(&pdev->dev, "failed to initialize channel list\n");
		return err;
	}
	err = clk_prepare_enable(host->clk);
	if (err < 0) {
		dev_err(&pdev->dev, "failed to enable clock\n");
		return err;
	}
	err = host1x_syncpt_init(host);
	if (err) {
		dev_err(&pdev->dev, "failed to initialize syncpts\n");
		goto fail_unprepare_disable;
	}
	err = host1x_intr_init(host, syncpt_irq);
	if (err) {
		dev_err(&pdev->dev, "failed to initialize interrupts\n");
		goto fail_deinit_syncpt;
	}
	host1x_debug_init(host);
	err = host1x_register(host);
	if (err < 0)
		goto fail_deinit_intr;
	return 0;
fail_deinit_intr:
	host1x_intr_deinit(host);
fail_deinit_syncpt:
	host1x_syncpt_deinit(host);
fail_unprepare_disable:
	clk_disable_unprepare(host->clk);
	return err;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| terje bergstrom | terje bergstrom | 403 | 85.38% | 5 | 62.50% | 
| thierry reding | thierry reding | 44 | 9.32% | 1 | 12.50% | 
| alexandre courbot | alexandre courbot | 13 | 2.75% | 1 | 12.50% | 
| wei yongjun | wei yongjun | 12 | 2.54% | 1 | 12.50% | 
 | Total | 472 | 100.00% | 8 | 100.00% | 
static int host1x_remove(struct platform_device *pdev)
{
	struct host1x *host = platform_get_drvdata(pdev);
	host1x_unregister(host);
	host1x_intr_deinit(host);
	host1x_syncpt_deinit(host);
	clk_disable_unprepare(host->clk);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| terje bergstrom | terje bergstrom | 41 | 89.13% | 2 | 66.67% | 
| thierry reding | thierry reding | 5 | 10.87% | 1 | 33.33% | 
 | Total | 46 | 100.00% | 3 | 100.00% | 
static struct platform_driver tegra_host1x_driver = {
	.driver = {
		.name = "tegra-host1x",
		.of_match_table = host1x_of_match,
        },
	.probe = host1x_probe,
	.remove = host1x_remove,
};
static struct platform_driver * const drivers[] = {
	&tegra_host1x_driver,
	&tegra_mipi_driver,
};
static int __init tegra_host1x_init(void)
{
	int err;
	err = bus_register(&host1x_bus_type);
	if (err < 0)
		return err;
	err = platform_register_drivers(drivers, ARRAY_SIZE(drivers));
	if (err < 0)
		bus_unregister(&host1x_bus_type);
	return err;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| terje bergstrom | terje bergstrom | 29 | 51.79% | 2 | 33.33% | 
| thierry reding | thierry reding | 27 | 48.21% | 4 | 66.67% | 
 | Total | 56 | 100.00% | 6 | 100.00% | 
module_init(tegra_host1x_init);
static void __exit tegra_host1x_exit(void)
{
	platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
	bus_unregister(&host1x_bus_type);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| thierry reding | thierry reding | 13 | 52.00% | 4 | 80.00% | 
| terje bergstrom | terje bergstrom | 12 | 48.00% | 1 | 20.00% | 
 | Total | 25 | 100.00% | 5 | 100.00% | 
module_exit(tegra_host1x_exit);
MODULE_AUTHOR("Thierry Reding <thierry.reding@avionic-design.de>");
MODULE_AUTHOR("Terje Bergstrom <tbergstrom@nvidia.com>");
MODULE_DESCRIPTION("Host1x driver for Tegra products");
MODULE_LICENSE("GPL");
Overall Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| terje bergstrom | terje bergstrom | 787 | 69.83% | 6 | 37.50% | 
| thierry reding | thierry reding | 280 | 24.84% | 8 | 50.00% | 
| alexandre courbot | alexandre courbot | 48 | 4.26% | 1 | 6.25% | 
| wei yongjun | wei yongjun | 12 | 1.06% | 1 | 6.25% | 
 | Total | 1127 | 100.00% | 16 | 100.00% | 
  
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.