Release 4.7 drivers/infiniband/hw/mlx5/mlx5_ib.h

/*
 * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved.
 *
 * This software is available to you under a choice of one of two
 * licenses.  You may choose to be licensed under the terms of the GNU
 * General Public License (GPL) Version 2, available from the file
 * COPYING in the main directory of this source tree, or the
 * OpenIB.org BSD license below:
 *
 *     Redistribution and use in source and binary forms, with or
 *     without modification, are permitted provided that the following
 *     conditions are met:
 *
 *      - Redistributions of source code must retain the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer.
 *
 *      - Redistributions in binary form must reproduce the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer in the documentation and/or other materials
 *        provided with the distribution.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#ifndef MLX5_IB_H

#define MLX5_IB_H

#include <linux/kernel.h>
#include <linux/sched.h>
#include <rdma/ib_verbs.h>
#include <rdma/ib_smi.h>
#include <linux/mlx5/driver.h>
#include <linux/mlx5/cq.h>
#include <linux/mlx5/qp.h>
#include <linux/mlx5/srq.h>
#include <linux/types.h>
#include <linux/mlx5/transobj.h>
#include <rdma/ib_user_verbs.h>


#define mlx5_ib_dbg(dev, format, arg...)				\
pr_debug("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__,    \
         __LINE__, current->pid, ##arg)


#define mlx5_ib_err(dev, format, arg...)				\
pr_err("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__,      \
        __LINE__, current->pid, ##arg)


#define mlx5_ib_warn(dev, format, arg...)				\
pr_warn("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__,     \
        __LINE__, current->pid, ##arg)


#define field_avail(type, fld, sz) (offsetof(type, fld) +          \
                                    sizeof(((type *)0)->fld) <= (sz))

#define MLX5_IB_DEFAULT_UIDX 0xffffff

#define MLX5_USER_ASSIGNED_UIDX_MASK __mlx5_mask(qpc, user_index)

enum {
	
MLX5_IB_MMAP_CMD_SHIFT	= 8,
	
MLX5_IB_MMAP_CMD_MASK	= 0xff,
};


enum mlx5_ib_mmap_cmd {
	
MLX5_IB_MMAP_REGULAR_PAGE		= 0,
	
MLX5_IB_MMAP_GET_CONTIGUOUS_PAGES	= 1,
	
MLX5_IB_MMAP_WC_PAGE			= 2,
	
MLX5_IB_MMAP_NC_PAGE			= 3,
	/* 5 is chosen in order to be compatible with old versions of libmlx5 */
	
MLX5_IB_MMAP_CORE_CLOCK			= 5,
};

enum {
	
MLX5_RES_SCAT_DATA32_CQE	= 0x1,
	
MLX5_RES_SCAT_DATA64_CQE	= 0x2,
	
MLX5_REQ_SCAT_DATA32_CQE	= 0x11,
	
MLX5_REQ_SCAT_DATA64_CQE	= 0x22,
};


enum mlx5_ib_latency_class {
	
MLX5_IB_LATENCY_CLASS_LOW,
	
MLX5_IB_LATENCY_CLASS_MEDIUM,
	
MLX5_IB_LATENCY_CLASS_HIGH,
	
MLX5_IB_LATENCY_CLASS_FAST_PATH
};


enum mlx5_ib_mad_ifc_flags {
	
MLX5_MAD_IFC_IGNORE_MKEY	= 1,
	
MLX5_MAD_IFC_IGNORE_BKEY	= 2,
	
MLX5_MAD_IFC_NET_VIEW		= 4,
};

enum {
	
MLX5_CROSS_CHANNEL_UUAR         = 0,
};

enum {
	
MLX5_CQE_VERSION_V0,
	
MLX5_CQE_VERSION_V1,
};


struct mlx5_ib_ucontext {
	
struct ib_ucontext	ibucontext;
	
struct list_head	db_page_list;

	/* protect doorbell record alloc/free
         */
	
struct mutex		db_page_mutex;
	
struct mlx5_uuar_info	uuari;
	
u8			cqe_version;
	/* Transport Domain number */
	
u32			tdn;
};



static inline struct mlx5_ib_ucontext *to_mucontext(struct ib_ucontext *ibucontext)
{
	return container_of(ibucontext, struct mlx5_ib_ucontext, ibucontext);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%


struct mlx5_ib_pd {
	
struct ib_pd		ibpd;
	
u32			pdn;
};


#define MLX5_IB_FLOW_MCAST_PRIO		(MLX5_BY_PASS_NUM_PRIOS - 1)

#define MLX5_IB_FLOW_LAST_PRIO		(MLX5_BY_PASS_NUM_REGULAR_PRIOS - 1)
#if (MLX5_IB_FLOW_LAST_PRIO <= 0)
#error "Invalid number of bypass priorities"
#endif

#define MLX5_IB_FLOW_LEFTOVERS_PRIO	(MLX5_IB_FLOW_MCAST_PRIO + 1)


#define MLX5_IB_NUM_FLOW_FT		(MLX5_IB_FLOW_LEFTOVERS_PRIO + 1)

struct mlx5_ib_flow_prio {
	
struct mlx5_flow_table		*flow_table;
	
unsigned int			refcount;
};


struct mlx5_ib_flow_handler {
	
struct list_head		list;
	
struct ib_flow			ibflow;
	
unsigned int			prio;
	
struct mlx5_flow_rule	*rule;
};


struct mlx5_ib_flow_db {
	
struct mlx5_ib_flow_prio	prios[MLX5_IB_NUM_FLOW_FT];
	/* Protect flow steering bypass flow tables
         * when add/del flow rules.
         * only single add/removal of flow steering rule could be done
         * simultaneously.
         */
	
struct mutex			lock;
};

/* Use macros here so that don't have to duplicate
 * enum ib_send_flags and enum ib_qp_type for low-level driver
 */


#define MLX5_IB_SEND_UMR_UNREG	IB_SEND_RESERVED_START

#define MLX5_IB_SEND_UMR_FAIL_IF_FREE (IB_SEND_RESERVED_START << 1)

#define MLX5_IB_SEND_UMR_UPDATE_MTT (IB_SEND_RESERVED_START << 2)


#define MLX5_IB_SEND_UMR_UPDATE_TRANSLATION	(IB_SEND_RESERVED_START << 3)

#define MLX5_IB_SEND_UMR_UPDATE_PD		(IB_SEND_RESERVED_START << 4)

#define MLX5_IB_SEND_UMR_UPDATE_ACCESS		IB_SEND_RESERVED_END


#define MLX5_IB_QPT_REG_UMR	IB_QPT_RESERVED1
/*
 * IB_QPT_GSI creates the software wrapper around GSI, and MLX5_IB_QPT_HW_GSI
 * creates the actual hardware QP.
 */

#define MLX5_IB_QPT_HW_GSI	IB_QPT_RESERVED2

#define MLX5_IB_WR_UMR		IB_WR_RESERVED1

/* Private QP creation flags to be passed in ib_qp_init_attr.create_flags.
 *
 * These flags are intended for internal use by the mlx5_ib driver, and they
 * rely on the range reserved for that use in the ib_qp_create_flags enum.
 */

/* Create a UD QP whose source QP number is 1 */


static inline enum ib_qp_create_flags mlx5_ib_create_qp_sqpn_qp1(void)
{
	return IB_QP_CREATE_RESERVED_START;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
haggai eran
haggai eran
13
100.00%
1
100.00%
Total
13
100.00%
1
100.00%


struct wr_list {
	
u16	opcode;
	
u16	next;
};


struct mlx5_ib_wq {
	
u64		       *wrid;
	
u32		       *wr_data;
	
struct wr_list	       *w_list;
	
unsigned	       *wqe_head;
	
u16		        unsig_count;

	/* serialize post to the work queue
         */
	
spinlock_t		lock;
	
int			wqe_cnt;
	
int			max_post;
	
int			max_gs;
	
int			offset;
	
int			wqe_shift;
	
unsigned		head;
	
unsigned		tail;
	
u16			cur_post;
	
u16			last_poll;
	
void		       *qend;
};

enum {
	
MLX5_QP_USER,
	
MLX5_QP_KERNEL,
	
MLX5_QP_EMPTY
};

/*
 * Connect-IB can trigger up to four concurrent pagefaults
 * per-QP.
 */

enum mlx5_ib_pagefault_context {
	
MLX5_IB_PAGEFAULT_RESPONDER_READ,
	
MLX5_IB_PAGEFAULT_REQUESTOR_READ,
	
MLX5_IB_PAGEFAULT_RESPONDER_WRITE,
	
MLX5_IB_PAGEFAULT_REQUESTOR_WRITE,
	
MLX5_IB_PAGEFAULT_CONTEXTS
};


static inline enum mlx5_ib_pagefault_context
	
mlx5_ib_get_pagefault_context(struct mlx5_pagefault *pagefault)
{
	return pagefault->flags & (MLX5_PFAULT_REQUESTOR | MLX5_PFAULT_WRITE);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
haggai eran
haggai eran
24
100.00%
1
100.00%
Total
24
100.00%
1
100.00%


struct mlx5_ib_pfault {
	
struct work_struct	work;
	
struct mlx5_pagefault	mpfault;
};


struct mlx5_ib_ubuffer {
	
struct ib_umem	       *umem;
	
int			buf_size;
	
u64			buf_addr;
};


struct mlx5_ib_qp_base {
	
struct mlx5_ib_qp	*container_mibqp;
	
struct mlx5_core_qp	mqp;
	
struct mlx5_ib_ubuffer	ubuffer;
};


struct mlx5_ib_qp_trans {
	
struct mlx5_ib_qp_base	base;
	
u16			xrcdn;
	
u8			alt_port;
	
u8			atomic_rd_en;
	
u8			resp_depth;
};


struct mlx5_ib_rq {
	
struct mlx5_ib_qp_base base;
	
struct mlx5_ib_wq	*rq;
	
struct mlx5_ib_ubuffer	ubuffer;
	
struct mlx5_db		*doorbell;
	
u32			tirn;
	
u8			state;
};


struct mlx5_ib_sq {
	
struct mlx5_ib_qp_base base;
	
struct mlx5_ib_wq	*sq;
	
struct mlx5_ib_ubuffer  ubuffer;
	
struct mlx5_db		*doorbell;
	
u32			tisn;
	
u8			state;
};


struct mlx5_ib_raw_packet_qp {
	
struct mlx5_ib_sq sq;
	
struct mlx5_ib_rq rq;
};


struct mlx5_ib_qp {
	
struct ib_qp		ibqp;
	union {
		
struct mlx5_ib_qp_trans trans_qp;
		
struct mlx5_ib_raw_packet_qp raw_packet_qp;
	};
	
struct mlx5_buf		buf;

	
struct mlx5_db		db;
	
struct mlx5_ib_wq	rq;

	
u8			sq_signal_bits;
	
u8			fm_cache;
	
struct mlx5_ib_wq	sq;

	/* serialize qp state modifications
         */
	
struct mutex		mutex;
	
u32			flags;
	
u8			port;
	
u8			state;
	
int			wq_sig;
	
int			scat_cqe;
	
int			max_inline_data;
	
struct mlx5_bf	       *bf;
	
int			has_rq;

	/* only for user space QPs. For kernel
         * we have it from the bf object
         */
	
int			uuarn;

	
int			create_type;

	/* Store signature errors */
	
bool			signature_en;

#ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING
	/*
         * A flag that is true for QP's that are in a state that doesn't
         * allow page faults, and shouldn't schedule any more faults.
         */
	
int                     disable_page_faults;
	/*
         * The disable_page_faults_lock protects a QP's disable_page_faults
         * field, allowing for a thread to atomically check whether the QP
         * allows page faults, and if so schedule a page fault.
         */
	
spinlock_t              disable_page_faults_lock;
	
struct mlx5_ib_pfault	pagefaults[MLX5_IB_PAGEFAULT_CONTEXTS];
#endif
};


struct mlx5_ib_cq_buf {
	
struct mlx5_buf		buf;
	
struct ib_umem		*umem;
	
int			cqe_size;
	
int			nent;
};


enum mlx5_ib_qp_flags {
	
MLX5_IB_QP_LSO                          = IB_QP_CREATE_IPOIB_UD_LSO,
	
MLX5_IB_QP_BLOCK_MULTICAST_LOOPBACK     = IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK,
	
MLX5_IB_QP_CROSS_CHANNEL            = IB_QP_CREATE_CROSS_CHANNEL,
	
MLX5_IB_QP_MANAGED_SEND             = IB_QP_CREATE_MANAGED_SEND,
	
MLX5_IB_QP_MANAGED_RECV             = IB_QP_CREATE_MANAGED_RECV,
	
MLX5_IB_QP_SIGNATURE_HANDLING           = 1 << 5,
	/* QP uses 1 as its source QP number */
	
MLX5_IB_QP_SQPN_QP1			= 1 << 6,
	
MLX5_IB_QP_CAP_SCATTER_FCS		= 1 << 7,
};


struct mlx5_umr_wr {
	
struct ib_send_wr		wr;
	union {
		
u64			virt_addr;
		
u64			offset;
	} 
target;
	
struct ib_pd		       *pd;
	
unsigned int			page_shift;
	
unsigned int			npages;
	
u32				length;
	
int				access_flags;
	
u32				mkey;
};



static inline struct mlx5_umr_wr *umr_wr(struct ib_send_wr *wr)
{
	return container_of(wr, struct mlx5_umr_wr, wr);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
christoph hellwig
christoph hellwig
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%


struct mlx5_shared_mr_info {
	
int mr_id;
	
struct ib_umem		*umem;
};


struct mlx5_ib_cq {
	
struct ib_cq		ibcq;
	
struct mlx5_core_cq	mcq;
	
struct mlx5_ib_cq_buf	buf;
	
struct mlx5_db		db;

	/* serialize access to the CQ
         */
	
spinlock_t		lock;

	/* protect resize cq
         */
	
struct mutex		resize_mutex;
	
struct mlx5_ib_cq_buf  *resize_buf;
	
struct ib_umem	       *resize_umem;
	
int			cqe_size;
	
u32			create_flags;
	
struct list_head	wc_list;
	
enum ib_cq_notify_flags notify_flags;
	
struct work_struct	notify_work;
};


struct mlx5_ib_wc {
	
struct ib_wc wc;
	
struct list_head list;
};


struct mlx5_ib_srq {
	
struct ib_srq		ibsrq;
	
struct mlx5_core_srq	msrq;
	
struct mlx5_buf		buf;
	
struct mlx5_db		db;
	
u64		       *wrid;
	/* protect SRQ hanlding
         */
	
spinlock_t		lock;
	
int			head;
	
int			tail;
	
u16			wqe_ctr;
	
struct ib_umem	       *umem;
	/* serialize arming a SRQ
         */
	
struct mutex		mutex;
	
int			wq_sig;
};


struct mlx5_ib_xrcd {
	
struct ib_xrcd		ibxrcd;
	
u32			xrcdn;
};


enum mlx5_ib_mtt_access_flags {
	
MLX5_IB_MTT_READ  = (1 << 0),
	
MLX5_IB_MTT_WRITE = (1 << 1),
};


#define MLX5_IB_MTT_PRESENT (MLX5_IB_MTT_READ | MLX5_IB_MTT_WRITE)


struct mlx5_ib_mr {
	
struct ib_mr		ibmr;
	
void			*descs;
	
dma_addr_t		desc_map;
	
int			ndescs;
	
int			max_descs;
	
int			desc_size;
	
int			access_mode;
	
struct mlx5_core_mkey	mmkey;
	
struct ib_umem	       *umem;
	
struct mlx5_shared_mr_info	*smr_info;
	
struct list_head	list;
	
int			order;
	
int			umred;
	
int			npages;
	
struct mlx5_ib_dev     *dev;
	
struct mlx5_create_mkey_mbox_out out;
	
struct mlx5_core_sig_ctx    *sig;
	
int			live;
	
void			*descs_alloc;
	
int			access_flags; /* Needed for rereg MR */
};


struct mlx5_ib_mw {
	
struct ib_mw		ibmw;
	
struct mlx5_core_mkey	mmkey;
};


struct mlx5_ib_umr_context {
	
struct ib_cqe		cqe;
	
enum ib_wc_status	status;
	
struct completion	done;
};


struct umr_common {
	
struct ib_pd	*pd;
	
struct ib_cq	*cq;
	
struct ib_qp	*qp;
	/* control access to UMR QP
         */
	
struct semaphore	sem;
};

enum {
	
MLX5_FMR_INVALID,
	
MLX5_FMR_VALID,
	
MLX5_FMR_BUSY,
};


struct mlx5_cache_ent {
	
struct list_head	head;
	/* sync access to the cahce entry
         */
	
spinlock_t		lock;


	
struct dentry	       *dir;
	
char                    name[4];
	
u32                     order;
	
u32			size;
	
u32                     cur;
	
u32                     miss;
	
u32			limit;

	
struct dentry          *fsize;
	
struct dentry          *fcur;
	
struct dentry          *fmiss;
	
struct dentry          *flimit;

	
struct mlx5_ib_dev     *dev;
	
struct work_struct	work;
	
struct delayed_work	dwork;
	
int			pending;
};


struct mlx5_mr_cache {
	
struct workqueue_struct *wq;
	
struct mlx5_cache_ent	ent[MAX_MR_CACHE_ENTRIES];
	
int			stopped;
	
struct dentry		*root;
	
unsigned long		last_add;
};

struct mlx5_ib_gsi_qp;


struct mlx5_ib_port_resources {
	
struct mlx5_ib_resources *devr;
	
struct mlx5_ib_gsi_qp *gsi;
	
struct work_struct pkey_change_work;
};


struct mlx5_ib_resources {
	
struct ib_cq	*c0;
	
struct ib_xrcd	*x0;
	
struct ib_xrcd	*x1;
	
struct ib_pd	*p0;
	
struct ib_srq	*s0;
	
struct ib_srq	*s1;
	
struct mlx5_ib_port_resources ports[2];
	/* Protects changes to the port resources */
	
struct mutex	mutex;
};


struct mlx5_roce {
	/* Protect mlx5_ib_get_netdev from invoking dev_hold() with a NULL
         * netdev pointer
         */
	
rwlock_t		netdev_lock;
	
struct net_device	*netdev;
	
struct notifier_block	nb;
};


struct mlx5_ib_dev {
	
struct ib_device		ib_dev;
	
struct mlx5_core_dev		*mdev;
	
struct mlx5_roce		roce;
	MLX5_DECLARE_DOORBELL_LOCK(uar_lock);
	
int				num_ports;
	/* serialize update of capability mask
         */
	
struct mutex			cap_mask_mutex;
	
bool				ib_active;
	
struct umr_common		umrc;
	/* sync used page count stats
         */
	
struct mlx5_ib_resources	devr;
	
struct mlx5_mr_cache		cache;
	
struct timer_list		delay_timer;
	
int				fill_delay;
#ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING
	
struct ib_odp_caps	odp_caps;
	/*
         * Sleepable RCU that prevents destruction of MRs while they are still
         * being used by a page fault handler.
         */
	
struct srcu_struct      mr_srcu;
#endif
	
struct mlx5_ib_flow_db	flow_db;
};



static inline struct mlx5_ib_cq *to_mibcq(struct mlx5_core_cq *mcq)
{
	return container_of(mcq, struct mlx5_ib_cq, mcq);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%



static inline struct mlx5_ib_xrcd *to_mxrcd(struct ib_xrcd *ibxrcd)
{
	return container_of(ibxrcd, struct mlx5_ib_xrcd, ibxrcd);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%



static inline struct mlx5_ib_dev *to_mdev(struct ib_device *ibdev)
{
	return container_of(ibdev, struct mlx5_ib_dev, ib_dev);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%



static inline struct mlx5_ib_cq *to_mcq(struct ib_cq *ibcq)
{
	return container_of(ibcq, struct mlx5_ib_cq, ibcq);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%



static inline struct mlx5_ib_qp *to_mibqp(struct mlx5_core_qp *mqp)
{
	return container_of(mqp, struct mlx5_ib_qp_base, mqp)->container_mibqp;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
24
88.89%
1
50.00%
majd dibbiny
majd dibbiny
3
11.11%
1
50.00%
Total
27
100.00%
2
100.00%



static inline struct mlx5_ib_mr *to_mibmr(struct mlx5_core_mkey *mmkey)
{
	return container_of(mmkey, struct mlx5_ib_mr, mmkey);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
sagi grimberg
sagi grimberg
21
84.00%
1
50.00%
matan barak
matan barak
4
16.00%
1
50.00%
Total
25
100.00%
2
100.00%



static inline struct mlx5_ib_pd *to_mpd(struct ib_pd *ibpd)
{
	return container_of(ibpd, struct mlx5_ib_pd, ibpd);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%



static inline struct mlx5_ib_srq *to_msrq(struct ib_srq *ibsrq)
{
	return container_of(ibsrq, struct mlx5_ib_srq, ibsrq);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%



static inline struct mlx5_ib_qp *to_mqp(struct ib_qp *ibqp)
{
	return container_of(ibqp, struct mlx5_ib_qp, ibqp);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%



static inline struct mlx5_ib_srq *to_mibsrq(struct mlx5_core_srq *msrq)
{
	return container_of(msrq, struct mlx5_ib_srq, msrq);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%



static inline struct mlx5_ib_mr *to_mmr(struct ib_mr *ibmr)
{
	return container_of(ibmr, struct mlx5_ib_mr, ibmr);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%



static inline struct mlx5_ib_mw *to_mmw(struct ib_mw *ibmw)
{
	return container_of(ibmw, struct mlx5_ib_mw, ibmw);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
matan barak
matan barak
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%


struct mlx5_ib_ah {
	
struct ib_ah		ibah;
	
struct mlx5_av		av;
};



static inline struct mlx5_ib_ah *to_mah(struct ib_ah *ibah)
{
	return container_of(ibah, struct mlx5_ib_ah, ibah);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%

int mlx5_ib_db_map_user(struct mlx5_ib_ucontext *context, unsigned long virt,
			struct mlx5_db *db);
void mlx5_ib_db_unmap_user(struct mlx5_ib_ucontext *context, struct mlx5_db *db);
void __mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq);
void mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq);
void mlx5_ib_free_srq_wqe(struct mlx5_ib_srq *srq, int wqe_index);
int mlx5_MAD_IFC(struct mlx5_ib_dev *dev, int ignore_mkey, int ignore_bkey,
		 u8 port, const struct ib_wc *in_wc, const struct ib_grh *in_grh,
		 const void *in_mad, void *response_mad);
struct ib_ah *mlx5_ib_create_ah(struct ib_pd *pd, struct ib_ah_attr *ah_attr);
int mlx5_ib_query_ah(struct ib_ah *ibah, struct ib_ah_attr *ah_attr);
int mlx5_ib_destroy_ah(struct ib_ah *ah);
struct ib_srq *mlx5_ib_create_srq(struct ib_pd *pd,
				  struct ib_srq_init_attr *init_attr,
				  struct ib_udata *udata);
int mlx5_ib_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *attr,
		       enum ib_srq_attr_mask attr_mask, struct ib_udata *udata);
int mlx5_ib_query_srq(struct ib_srq *ibsrq, struct ib_srq_attr *srq_attr);
int mlx5_ib_destroy_srq(struct ib_srq *srq);
int mlx5_ib_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr,
			  struct ib_recv_wr **bad_wr);
struct ib_qp *mlx5_ib_create_qp(struct ib_pd *pd,
				struct ib_qp_init_attr *init_attr,
				struct ib_udata *udata);
int mlx5_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
		      int attr_mask, struct ib_udata *udata);
int mlx5_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask,
		     struct ib_qp_init_attr *qp_init_attr);
int mlx5_ib_destroy_qp(struct ib_qp *qp);
int mlx5_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
		      struct ib_send_wr **bad_wr);
int mlx5_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr,
		      struct ib_recv_wr **bad_wr);
void *mlx5_get_send_wqe(struct mlx5_ib_qp *qp, int n);
int mlx5_ib_read_user_wqe(struct mlx5_ib_qp *qp, int send, int wqe_index,
			  void *buffer, u32 length,
			  struct mlx5_ib_qp_base *base);
struct ib_cq *mlx5_ib_create_cq(struct ib_device *ibdev,
				const struct ib_cq_init_attr *attr,
				struct ib_ucontext *context,
				struct ib_udata *udata);
int mlx5_ib_destroy_cq(struct ib_cq *cq);
int mlx5_ib_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc);
int mlx5_ib_arm_cq(struct ib_cq *ibcq, enum ib_cq_notify_flags flags);
int mlx5_ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period);
int mlx5_ib_resize_cq(struct ib_cq *ibcq, int entries, struct ib_udata *udata);
struct ib_mr *mlx5_ib_get_dma_mr(struct ib_pd *pd, int acc);
struct ib_mr *mlx5_ib_reg_user_mr(struct ib_pd *pd, u64 start, u64 length,
				  u64 virt_addr, int access_flags,
				  struct ib_udata *udata);
struct ib_mw *mlx5_ib_alloc_mw(struct ib_pd *pd, enum ib_mw_type type,
			       struct ib_udata *udata);
int mlx5_ib_dealloc_mw(struct ib_mw *mw);
int mlx5_ib_update_mtt(struct mlx5_ib_mr *mr, u64 start_page_index,
		       int npages, int zap);
int mlx5_ib_rereg_user_mr(struct ib_mr *ib_mr, int flags, u64 start,
			  u64 length, u64 virt_addr, int access_flags,
			  struct ib_pd *pd, struct ib_udata *udata);
int mlx5_ib_dereg_mr(struct ib_mr *ibmr);
struct ib_mr *mlx5_ib_alloc_mr(struct ib_pd *pd,
			       enum ib_mr_type mr_type,
			       u32 max_num_sg);
int mlx5_ib_map_mr_sg(struct ib_mr *ibmr, struct scatterlist *sg, int sg_nents,
		      unsigned int *sg_offset);
int mlx5_ib_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num,
			const struct ib_wc *in_wc, const struct ib_grh *in_grh,
			const struct ib_mad_hdr *in, size_t in_mad_size,
			struct ib_mad_hdr *out, size_t *out_mad_size,
			u16 *out_mad_pkey_index);
struct ib_xrcd *mlx5_ib_alloc_xrcd(struct ib_device *ibdev,
					  struct ib_ucontext *context,
					  struct ib_udata *udata);
int mlx5_ib_dealloc_xrcd(struct ib_xrcd *xrcd);
int mlx5_ib_get_buf_offset(u64 addr, int page_shift, u32 *offset);
int mlx5_query_ext_port_caps(struct mlx5_ib_dev *dev, u8 port);
int mlx5_query_mad_ifc_smp_attr_node_info(struct ib_device *ibdev,
					  struct ib_smp *out_mad);
int mlx5_query_mad_ifc_system_image_guid(struct ib_device *ibdev,
					 __be64 *sys_image_guid);
int mlx5_query_mad_ifc_max_pkeys(struct ib_device *ibdev,
				 u16 *max_pkeys);
int mlx5_query_mad_ifc_vendor_id(struct ib_device *ibdev,
				 u32 *vendor_id);
int mlx5_query_mad_ifc_node_desc(struct mlx5_ib_dev *dev, char *node_desc);
int mlx5_query_mad_ifc_node_guid(struct mlx5_ib_dev *dev, __be64 *node_guid);
int mlx5_query_mad_ifc_pkey(struct ib_device *ibdev, u8 port, u16 index,
			    u16 *pkey);
int mlx5_query_mad_ifc_gids(struct ib_device *ibdev, u8 port, int index,
			    union ib_gid *gid);
int mlx5_query_mad_ifc_port(struct ib_device *ibdev, u8 port,
			    struct ib_port_attr *props);
int mlx5_ib_query_port(struct ib_device *ibdev, u8 port,
		       struct ib_port_attr *props);
int mlx5_ib_init_fmr(struct mlx5_ib_dev *dev);
void mlx5_ib_cleanup_fmr(struct mlx5_ib_dev *dev);
void mlx5_ib_cont_pages(struct ib_umem *umem, u64 addr, int *count, int *shift,
			int *ncont, int *order);
void __mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem,
			    int page_shift, size_t offset, size_t num_pages,
			    __be64 *pas, int access_flags);
void mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem,
			  int page_shift, __be64 *pas, int access_flags);
void mlx5_ib_copy_pas(u64 *old, u64 *new, int step, int num);
int mlx5_ib_get_cqe_size(struct mlx5_ib_dev *dev, struct ib_cq *ibcq);
int mlx5_mr_cache_init(struct mlx5_ib_dev *dev);
int mlx5_mr_cache_cleanup(struct mlx5_ib_dev *dev);
int mlx5_mr_ib_cont_pages(struct ib_umem *umem, u64 addr, int *count, int *shift);
int mlx5_ib_check_mr_status(struct ib_mr *ibmr, u32 check_mask,
			    struct ib_mr_status *mr_status);

#ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING
extern struct workqueue_struct *mlx5_ib_page_fault_wq;

void mlx5_ib_internal_fill_odp_caps(struct mlx5_ib_dev *dev);
void mlx5_ib_mr_pfault_handler(struct mlx5_ib_qp *qp,
			       struct mlx5_ib_pfault *pfault);
void mlx5_ib_odp_create_qp(struct mlx5_ib_qp *qp);
int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev);
void mlx5_ib_odp_remove_one(struct mlx5_ib_dev *ibdev);
int __init mlx5_ib_odp_init(void);
void mlx5_ib_odp_cleanup(void);
void mlx5_ib_qp_disable_pagefaults(struct mlx5_ib_qp *qp);
void mlx5_ib_qp_enable_pagefaults(struct mlx5_ib_qp *qp);
void mlx5_ib_invalidate_range(struct ib_umem *umem, unsigned long start,
			      unsigned long end);
#else /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */


static inline void mlx5_ib_internal_fill_odp_caps(struct mlx5_ib_dev *dev)
{
	return;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
haggai eran
haggai eran
10
76.92%
1
50.00%
saeed mahameed
saeed mahameed
3
23.08%
1
50.00%
Total
13
100.00%
2
100.00%



static inline void mlx5_ib_odp_create_qp(struct mlx5_ib_qp *qp)		{}
Contributors
Person
Tokens
Prop
Commits
CommitProp
haggai eran
haggai eran
11
100.00%
1
100.00%
Total
11
100.00%
1
100.00%



static inline int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev) { return 0; }
Contributors
Person
Tokens
Prop
Commits
CommitProp
haggai eran
haggai eran
15
100.00%
1
100.00%
Total
15
100.00%
1
100.00%



static inline void mlx5_ib_odp_remove_one(struct mlx5_ib_dev *ibdev)	{}
Contributors
Person
Tokens
Prop
Commits
CommitProp
haggai eran
haggai eran
11
100.00%
1
100.00%
Total
11
100.00%
1
100.00%



static inline int mlx5_ib_odp_init(void) { return 0; }
Contributors
Person
Tokens
Prop
Commits
CommitProp
haggai eran
haggai eran
12
100.00%
1
100.00%
Total
12
100.00%
1
100.00%



static inline void mlx5_ib_odp_cleanup(void)				{}
Contributors
Person
Tokens
Prop
Commits
CommitProp
haggai eran
haggai eran
8
100.00%
1
100.00%
Total
8
100.00%
1
100.00%



static inline void mlx5_ib_qp_disable_pagefaults(struct mlx5_ib_qp *qp) {}
Contributors
Person
Tokens
Prop
Commits
CommitProp
haggai eran
haggai eran
11
100.00%
1
100.00%
Total
11
100.00%
1
100.00%



static inline void mlx5_ib_qp_enable_pagefaults(struct mlx5_ib_qp *qp)  {}

Contributors
Person
Tokens
Prop
Commits
CommitProp
haggai eran
haggai eran
11
100.00%
1
100.00%
Total
11
100.00%
1
100.00%

#endif /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */

int mlx5_ib_get_vf_config(struct ib_device *device, int vf,
			  u8 port, struct ifla_vf_info *info);
int mlx5_ib_set_vf_link_state(struct ib_device *device, int vf,
			      u8 port, int state);
int mlx5_ib_get_vf_stats(struct ib_device *device, int vf,
			 u8 port, struct ifla_vf_stats *stats);
int mlx5_ib_set_vf_guid(struct ib_device *device, int vf, u8 port,
			u64 guid, int type);

__be16 mlx5_get_roce_udp_sport(struct mlx5_ib_dev *dev, u8 port_num,
			       int index);

/* GSI QP helper functions */
struct ib_qp *mlx5_ib_gsi_create_qp(struct ib_pd *pd,
				    struct ib_qp_init_attr *init_attr);
int mlx5_ib_gsi_destroy_qp(struct ib_qp *qp);
int mlx5_ib_gsi_modify_qp(struct ib_qp *qp, struct ib_qp_attr *attr,
			  int attr_mask);
int mlx5_ib_gsi_query_qp(struct ib_qp *qp, struct ib_qp_attr *qp_attr,
			 int qp_attr_mask,
			 struct ib_qp_init_attr *qp_init_attr);
int mlx5_ib_gsi_post_send(struct ib_qp *qp, struct ib_send_wr *wr,
			  struct ib_send_wr **bad_wr);
int mlx5_ib_gsi_post_recv(struct ib_qp *qp, struct ib_recv_wr *wr,
			  struct ib_recv_wr **bad_wr);
void mlx5_ib_gsi_pkey_change(struct mlx5_ib_gsi_qp *gsi);

int mlx5_ib_generate_wc(struct ib_cq *ibcq, struct ib_wc *wc);



static inline void init_query_mad(struct ib_smp *mad)
{
	mad->base_version  = 1;
	mad->mgmt_class    = IB_MGMT_CLASS_SUBN_LID_ROUTED;
	mad->class_version = 1;
	mad->method	   = IB_MGMT_METHOD_GET;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
36
100.00%
1
100.00%
Total
36
100.00%
1
100.00%



static inline u8 convert_access(int acc)
{
	return (acc & IB_ACCESS_REMOTE_ATOMIC ? MLX5_PERM_ATOMIC       : 0) |
	       (acc & IB_ACCESS_REMOTE_WRITE  ? MLX5_PERM_REMOTE_WRITE : 0) |
	       (acc & IB_ACCESS_REMOTE_READ   ? MLX5_PERM_REMOTE_READ  : 0) |
	       (acc & IB_ACCESS_LOCAL_WRITE   ? MLX5_PERM_LOCAL_WRITE  : 0) |
	       MLX5_PERM_LOCAL_READ;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
53
100.00%
1
100.00%
Total
53
100.00%
1
100.00%



static inline int is_qp1(enum ib_qp_type qp_type)
{
	return qp_type == MLX5_IB_QPT_HW_GSI;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
sagi grimberg
sagi grimberg
15
93.75%
1
50.00%
haggai eran
haggai eran
1
6.25%
1
50.00%
Total
16
100.00%
2
100.00%


#define MLX5_MAX_UMR_SHIFT 16

#define MLX5_MAX_UMR_PAGES (1 << MLX5_MAX_UMR_SHIFT)



static inline u32 check_cq_create_flags(u32 flags)
{
	/*
         * It returns non-zero value for unsupported CQ
         * create flags, otherwise it returns zero.
         */
	return (flags & ~(IB_CQ_FLAGS_IGNORE_OVERRUN |
			  IB_CQ_FLAGS_TIMESTAMP_COMPLETION));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
leon romanovsky
leon romanovsky
23
100.00%
2
100.00%
Total
23
100.00%
2
100.00%



static inline int verify_assign_uidx(u8 cqe_version, u32 cmd_uidx,
				     u32 *user_index)
{
	if (cqe_version) {
		if ((cmd_uidx == MLX5_IB_DEFAULT_UIDX) ||
		    (cmd_uidx & ~MLX5_USER_ASSIGNED_UIDX_MASK))
			return -EINVAL;
		*user_index = cmd_uidx;
	} else {
		*user_index = MLX5_IB_DEFAULT_UIDX;
	}

	return 0;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
haggai abramonvsky
haggai abramonvsky
58
100.00%
1
100.00%
Total
58
100.00%
1
100.00%

#endif /* MLX5_IB_H */
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
eli cohen
eli cohen
1906
53.83%
3
5.56%
haggai eran
haggai eran
653
18.44%
11
20.37%
majd dibbiny
majd dibbiny
267
7.54%
5
9.26%
sagi grimberg
sagi grimberg
120
3.39%
7
12.96%
maor gottlieb
maor gottlieb
110
3.11%
2
3.70%
matan barak
matan barak
95
2.68%
5
9.26%
haggai abramonvsky
haggai abramonvsky
81
2.29%
2
3.70%
arnd bergmann
arnd bergmann
79
2.23%
1
1.85%
noa osherovich
noa osherovich
50
1.41%
1
1.85%
leon romanovsky
leon romanovsky
44
1.24%
2
3.70%
christoph hellwig
christoph hellwig
37
1.04%
3
5.56%
achiad shochat
achiad shochat
37
1.04%
2
3.70%
ira weiny
ira weiny
21
0.59%
2
3.70%
shachar raindel
shachar raindel
13
0.37%
1
1.85%
erez shitrit
erez shitrit
11
0.31%
1
1.85%
guy levi
guy levi
8
0.23%
1
1.85%
saeed mahameed
saeed mahameed
6
0.17%
2
3.70%
jack morgenstein
jack morgenstein
2
0.06%
2
3.70%
bart van assche
bart van assche
1
0.03%
1
1.85%
Total
3541
100.00%
54
100.00%
  
Directory: drivers/infiniband/hw/mlx5

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.