Release 4.7 drivers/pci/hotplug/pciehp_hpc.c
  
  
/*
 * PCI Express PCI Hot Plug Driver
 *
 * Copyright (C) 1995,2001 Compaq Computer Corporation
 * Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
 * Copyright (C) 2001 IBM Corp.
 * Copyright (C) 2003-2004 Intel Corporation
 *
 * All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or (at
 * your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
 * NON INFRINGEMENT.  See the GNU General Public License for more
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 *
 * Send feedback to <greg@kroah.com>,<kristen.c.accardi@intel.com>
 *
 */
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/types.h>
#include <linux/signal.h>
#include <linux/jiffies.h>
#include <linux/timer.h>
#include <linux/pci.h>
#include <linux/interrupt.h>
#include <linux/time.h>
#include <linux/slab.h>
#include "../pci.h"
#include "pciehp.h"
static inline struct pci_dev *ctrl_dev(struct controller *ctrl)
{
	return ctrl->pcie->port;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 18 | 85.71% | 2 | 50.00% | 
| dely sy | dely sy | 2 | 9.52% | 1 | 25.00% | 
| bjorn helgaas | bjorn helgaas | 1 | 4.76% | 1 | 25.00% | 
 | Total | 21 | 100.00% | 4 | 100.00% | 
static irqreturn_t pcie_isr(int irq, void *dev_id);
static void start_int_poll_timer(struct controller *ctrl, int sec);
/* This is the interrupt polling timeout function. */
static void int_poll_timeout(unsigned long data)
{
	struct controller *ctrl = (struct controller *)data;
	/* Poll for interrupt events.  regs == NULL => polling */
	pcie_isr(0, ctrl);
	init_timer(&ctrl->poll_timer);
	if (!pciehp_poll_time)
		pciehp_poll_time = 2; /* default polling interval is 2 sec */
	start_int_poll_timer(ctrl, pciehp_poll_time);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 44 | 80.00% | 1 | 25.00% | 
| kenji kaneshige | kenji kaneshige | 11 | 20.00% | 3 | 75.00% | 
 | Total | 55 | 100.00% | 4 | 100.00% | 
/* This function starts the interrupt polling timer. */
static void start_int_poll_timer(struct controller *ctrl, int sec)
{
	/* Clamp to sane value */
	if ((sec <= 0) || (sec > 60))
		sec = 2;
	ctrl->poll_timer.function = &int_poll_timeout;
	ctrl->poll_timer.data = (unsigned long)ctrl;
	ctrl->poll_timer.expires = jiffies + sec * HZ;
	add_timer(&ctrl->poll_timer);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 57 | 77.03% | 1 | 50.00% | 
| kenji kaneshige | kenji kaneshige | 17 | 22.97% | 1 | 50.00% | 
 | Total | 74 | 100.00% | 2 | 100.00% | 
static inline int pciehp_request_irq(struct controller *ctrl)
{
	int retval, irq = ctrl->pcie->irq;
	/* Install interrupt polling timer. Start with 10 sec delay */
	if (pciehp_poll_mode) {
		init_timer(&ctrl->poll_timer);
		start_int_poll_timer(ctrl, 10);
		return 0;
	}
	/* Installs the interrupt handler */
	retval = request_irq(irq, pcie_isr, IRQF_SHARED, MY_NAME, ctrl);
	if (retval)
		ctrl_err(ctrl, "Cannot get irq %d for the hotplug controller\n",
			 irq);
	return retval;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 77 | 96.25% | 2 | 66.67% | 
| taku izumi | taku izumi | 3 | 3.75% | 1 | 33.33% | 
 | Total | 80 | 100.00% | 3 | 100.00% | 
static inline void pciehp_free_irq(struct controller *ctrl)
{
	if (pciehp_poll_mode)
		del_timer_sync(&ctrl->poll_timer);
	else
		free_irq(ctrl->pcie->irq, ctrl);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 36 | 100.00% | 2 | 100.00% | 
 | Total | 36 | 100.00% | 2 | 100.00% | 
static int pcie_poll_cmd(struct controller *ctrl, int timeout)
{
	struct pci_dev *pdev = ctrl_dev(ctrl);
	u16 slot_status;
	while (true) {
		pcie_capability_read_word(pdev, PCI_EXP_SLTSTA, &slot_status);
		if (slot_status == (u16) ~0) {
			ctrl_info(ctrl, "%s: no response from device\n",
				  __func__);
			return 0;
		}
		if (slot_status & PCI_EXP_SLTSTA_CC) {
			pcie_capability_write_word(pdev, PCI_EXP_SLTSTA,
						   PCI_EXP_SLTSTA_CC);
			return 1;
		}
		if (timeout < 0)
			break;
		msleep(10);
		timeout -= 10;
	}
	return 0;	/* timeout */
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 57 | 53.27% | 4 | 44.44% | 
| jarod wilson | jarod wilson | 24 | 22.43% | 1 | 11.11% | 
| bjorn helgaas | bjorn helgaas | 17 | 15.89% | 2 | 22.22% | 
| wang yijing | wang yijing | 8 | 7.48% | 1 | 11.11% | 
| adrian bunk | adrian bunk | 1 | 0.93% | 1 | 11.11% | 
 | Total | 107 | 100.00% | 9 | 100.00% | 
static void pcie_wait_cmd(struct controller *ctrl)
{
	unsigned int msecs = pciehp_poll_mode ? 2500 : 1000;
	unsigned long duration = msecs_to_jiffies(msecs);
	unsigned long cmd_timeout = ctrl->cmd_started + duration;
	unsigned long now, timeout;
	int rc;
	/*
         * If the controller does not generate notifications for command
         * completions, we never need to wait between writes.
         */
	if (NO_CMD_CMPL(ctrl))
		return;
	if (!ctrl->cmd_busy)
		return;
	/*
         * Even if the command has already timed out, we want to call
         * pcie_poll_cmd() so it can clear PCI_EXP_SLTSTA_CC.
         */
	now = jiffies;
	if (time_before_eq(cmd_timeout, now))
		timeout = 1;
	else
		timeout = cmd_timeout - now;
	if (ctrl->slot_ctrl & PCI_EXP_SLTCTL_HPIE &&
	    ctrl->slot_ctrl & PCI_EXP_SLTCTL_CCIE)
		rc = wait_event_timeout(ctrl->queue, !ctrl->cmd_busy, timeout);
	else
		rc = pcie_poll_cmd(ctrl, jiffies_to_msecs(timeout));
	/*
         * Controllers with errata like Intel CF118 don't generate
         * completion notifications unless the power/indicator/interlock
         * control bits are changed.  On such controllers, we'll emit this
         * timeout message when we wait for completion of commands that
         * don't change those bits, e.g., commands that merely enable
         * interrupts.
         */
	if (!rc)
		ctrl_info(ctrl, "Timeout on hotplug command %#06x (issued %u msec ago)\n",
			  ctrl->slot_ctrl,
			  jiffies_to_msecs(jiffies - ctrl->cmd_started));
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| bjorn helgaas | bjorn helgaas | 91 | 56.88% | 3 | 27.27% | 
| kenji kaneshige | kenji kaneshige | 60 | 37.50% | 4 | 36.36% | 
| yinghai lu | yinghai lu | 4 | 2.50% | 2 | 18.18% | 
| rajat jain | rajat jain | 3 | 1.88% | 1 | 9.09% | 
| taku izumi | taku izumi | 2 | 1.25% | 1 | 9.09% | 
 | Total | 160 | 100.00% | 11 | 100.00% | 
static void pcie_do_write_cmd(struct controller *ctrl, u16 cmd,
			      u16 mask, bool wait)
{
	struct pci_dev *pdev = ctrl_dev(ctrl);
	u16 slot_ctrl;
	mutex_lock(&ctrl->ctrl_lock);
	/*
         * Always wait for any previous command that might still be in progress
         */
	pcie_wait_cmd(ctrl);
	pcie_capability_read_word(pdev, PCI_EXP_SLTCTL, &slot_ctrl);
	if (slot_ctrl == (u16) ~0) {
		ctrl_info(ctrl, "%s: no response from device\n", __func__);
		goto out;
	}
	slot_ctrl &= ~mask;
	slot_ctrl |= (cmd & mask);
	ctrl->cmd_busy = 1;
	smp_mb();
	pcie_capability_write_word(pdev, PCI_EXP_SLTCTL, slot_ctrl);
	ctrl->cmd_started = jiffies;
	ctrl->slot_ctrl = slot_ctrl;
	/*
         * Optionally wait for the hardware to be ready for a new command,
         * indicating completion of the above issued command.
         */
	if (wait)
		pcie_wait_cmd(ctrl);
out:
	mutex_unlock(&ctrl->ctrl_lock);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 59 | 40.97% | 9 | 52.94% | 
| bjorn helgaas | bjorn helgaas | 27 | 18.75% | 5 | 29.41% | 
| jarod wilson | jarod wilson | 26 | 18.06% | 1 | 5.88% | 
| dely sy | dely sy | 17 | 11.81% | 1 | 5.88% | 
| alex williamson | alex williamson | 15 | 10.42% | 1 | 5.88% | 
 | Total | 144 | 100.00% | 17 | 100.00% | 
/**
 * pcie_write_cmd - Issue controller command
 * @ctrl: controller to which the command is issued
 * @cmd:  command value written to slot control register
 * @mask: bitmask of slot control register to be modified
 */
static void pcie_write_cmd(struct controller *ctrl, u16 cmd, u16 mask)
{
	pcie_do_write_cmd(ctrl, cmd, mask, true);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| alex williamson | alex williamson | 28 | 100.00% | 1 | 100.00% | 
 | Total | 28 | 100.00% | 1 | 100.00% | 
/* Same as above without waiting for the hardware to latch */
static void pcie_write_cmd_nowait(struct controller *ctrl, u16 cmd, u16 mask)
{
	pcie_do_write_cmd(ctrl, cmd, mask, false);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| alex williamson | alex williamson | 28 | 100.00% | 1 | 100.00% | 
 | Total | 28 | 100.00% | 1 | 100.00% | 
bool pciehp_check_link_active(struct controller *ctrl)
{
	struct pci_dev *pdev = ctrl_dev(ctrl);
	u16 lnk_status;
	bool ret;
	pcie_capability_read_word(pdev, PCI_EXP_LNKSTA, &lnk_status);
	ret = !!(lnk_status & PCI_EXP_LNKSTA_DLLLA);
	if (ret)
		ctrl_dbg(ctrl, "%s: lnk_status = %x\n", __func__, lnk_status);
	return ret;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| yinghai lu | yinghai lu | 24 | 37.50% | 1 | 16.67% | 
| kenji kaneshige | kenji kaneshige | 23 | 35.94% | 2 | 33.33% | 
| bjorn helgaas | bjorn helgaas | 16 | 25.00% | 2 | 33.33% | 
| rajat jain | rajat jain | 1 | 1.56% | 1 | 16.67% | 
 | Total | 64 | 100.00% | 6 | 100.00% | 
static void __pcie_wait_link_active(struct controller *ctrl, bool active)
{
	int timeout = 1000;
	if (pciehp_check_link_active(ctrl) == active)
		return;
	while (timeout > 0) {
		msleep(10);
		timeout -= 10;
		if (pciehp_check_link_active(ctrl) == active)
			return;
	}
	ctrl_dbg(ctrl, "Data Link Layer Link Active not %s in 1000 msec\n",
			active ? "set" : "cleared");
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 49 | 71.01% | 1 | 33.33% | 
| yinghai lu | yinghai lu | 18 | 26.09% | 1 | 33.33% | 
| rajat jain | rajat jain | 2 | 2.90% | 1 | 33.33% | 
 | Total | 69 | 100.00% | 3 | 100.00% | 
static void pcie_wait_link_active(struct controller *ctrl)
{
	__pcie_wait_link_active(ctrl, true);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| yinghai lu | yinghai lu | 18 | 100.00% | 1 | 100.00% | 
 | Total | 18 | 100.00% | 1 | 100.00% | 
static bool pci_bus_check_dev(struct pci_bus *bus, int devfn)
{
	u32 l;
	int count = 0;
	int delay = 1000, step = 20;
	bool found = false;
	do {
		found = pci_bus_read_dev_vendor_id(bus, devfn, &l, 0);
		count++;
		if (found)
			break;
		msleep(step);
		delay -= step;
	} while (delay > 0);
	if (count > 1 && pciehp_debug)
		printk(KERN_DEBUG "pci %04x:%02x:%02x.%d id reading try %d times with interval %d ms to get %08x\n",
			pci_domain_nr(bus), bus->number, PCI_SLOT(devfn),
			PCI_FUNC(devfn), count, step, l);
	return found;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| yinghai lu | yinghai lu | 119 | 100.00% | 1 | 100.00% | 
 | Total | 119 | 100.00% | 1 | 100.00% | 
int pciehp_check_link_status(struct controller *ctrl)
{
	struct pci_dev *pdev = ctrl_dev(ctrl);
	bool found;
	u16 lnk_status;
	/*
         * Data Link Layer Link Active Reporting must be capable for
         * hot-plug capable downstream port. But old controller might
         * not implement it. In this case, we wait for 1000 ms.
        */
	if (ctrl->link_active_reporting)
		pcie_wait_link_active(ctrl);
	else
		msleep(1000);
	/* wait 100ms before read pci conf, and try in 1s */
	msleep(100);
	found = pci_bus_check_dev(ctrl->pcie->port->subordinate,
					PCI_DEVFN(0, 0));
	pcie_capability_read_word(pdev, PCI_EXP_LNKSTA, &lnk_status);
	ctrl_dbg(ctrl, "%s: lnk_status = %x\n", __func__, lnk_status);
	if ((lnk_status & PCI_EXP_LNKSTA_LT) ||
	    !(lnk_status & PCI_EXP_LNKSTA_NLW)) {
		ctrl_err(ctrl, "link training error: status %#06x\n",
			 lnk_status);
		return -1;
	}
	pcie_update_link_speed(ctrl->pcie->port->subordinate, lnk_status);
	if (!found)
		return -1;
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| yinghai lu | yinghai lu | 45 | 30.82% | 2 | 12.50% | 
| dely sy | dely sy | 44 | 30.14% | 2 | 12.50% | 
| kenji kaneshige | kenji kaneshige | 27 | 18.49% | 6 | 37.50% | 
| bjorn helgaas | bjorn helgaas | 22 | 15.07% | 3 | 18.75% | 
| taku izumi | taku izumi | 6 | 4.11% | 1 | 6.25% | 
| ryan desfosses | ryan desfosses | 1 | 0.68% | 1 | 6.25% | 
| harvey harrison | harvey harrison | 1 | 0.68% | 1 | 6.25% | 
 | Total | 146 | 100.00% | 16 | 100.00% | 
static int __pciehp_link_set(struct controller *ctrl, bool enable)
{
	struct pci_dev *pdev = ctrl_dev(ctrl);
	u16 lnk_ctrl;
	pcie_capability_read_word(pdev, PCI_EXP_LNKCTL, &lnk_ctrl);
	if (enable)
		lnk_ctrl &= ~PCI_EXP_LNKCTL_LD;
	else
		lnk_ctrl |= PCI_EXP_LNKCTL_LD;
	pcie_capability_write_word(pdev, PCI_EXP_LNKCTL, lnk_ctrl);
	ctrl_dbg(ctrl, "%s: lnk_ctrl = %x\n", __func__, lnk_ctrl);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| yinghai lu | yinghai lu | 59 | 79.73% | 1 | 33.33% | 
| bjorn helgaas | bjorn helgaas | 15 | 20.27% | 2 | 66.67% | 
 | Total | 74 | 100.00% | 3 | 100.00% | 
static int pciehp_link_enable(struct controller *ctrl)
{
	return __pciehp_link_set(ctrl, true);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| yinghai lu | yinghai lu | 19 | 100.00% | 1 | 100.00% | 
 | Total | 19 | 100.00% | 1 | 100.00% | 
void pciehp_get_attention_status(struct slot *slot, u8 *status)
{
	struct controller *ctrl = slot->ctrl;
	struct pci_dev *pdev = ctrl_dev(ctrl);
	u16 slot_ctrl;
	pcie_capability_read_word(pdev, PCI_EXP_SLTCTL, &slot_ctrl);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x, value read %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL, slot_ctrl);
	switch (slot_ctrl & PCI_EXP_SLTCTL_AIC) {
	case PCI_EXP_SLTCTL_ATTN_IND_ON:
		*status = 1;	/* On */
		break;
	case PCI_EXP_SLTCTL_ATTN_IND_BLINK:
		*status = 2;	/* Blink */
		break;
	case PCI_EXP_SLTCTL_ATTN_IND_OFF:
		*status = 0;	/* Off */
		break;
	default:
		*status = 0xFF;
		break;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 75 | 66.37% | 2 | 15.38% | 
| bjorn helgaas | bjorn helgaas | 18 | 15.93% | 3 | 23.08% | 
| kenji kaneshige | kenji kaneshige | 16 | 14.16% | 6 | 46.15% | 
| taku izumi | taku izumi | 3 | 2.65% | 1 | 7.69% | 
| harvey harrison | harvey harrison | 1 | 0.88% | 1 | 7.69% | 
 | Total | 113 | 100.00% | 13 | 100.00% | 
void pciehp_get_power_status(struct slot *slot, u8 *status)
{
	struct controller *ctrl = slot->ctrl;
	struct pci_dev *pdev = ctrl_dev(ctrl);
	u16 slot_ctrl;
	pcie_capability_read_word(pdev, PCI_EXP_SLTCTL, &slot_ctrl);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x value read %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL, slot_ctrl);
	switch (slot_ctrl & PCI_EXP_SLTCTL_PCC) {
	case PCI_EXP_SLTCTL_PWR_ON:
		*status = 1;	/* On */
		break;
	case PCI_EXP_SLTCTL_PWR_OFF:
		*status = 0;	/* Off */
		break;
	default:
		*status = 0xFF;
		break;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 64 | 62.14% | 2 | 15.38% | 
| bjorn helgaas | bjorn helgaas | 19 | 18.45% | 3 | 23.08% | 
| kenji kaneshige | kenji kaneshige | 16 | 15.53% | 6 | 46.15% | 
| taku izumi | taku izumi | 3 | 2.91% | 1 | 7.69% | 
| harvey harrison | harvey harrison | 1 | 0.97% | 1 | 7.69% | 
 | Total | 103 | 100.00% | 13 | 100.00% | 
void pciehp_get_latch_status(struct slot *slot, u8 *status)
{
	struct pci_dev *pdev = ctrl_dev(slot->ctrl);
	u16 slot_status;
	pcie_capability_read_word(pdev, PCI_EXP_SLTSTA, &slot_status);
	*status = !!(slot_status & PCI_EXP_SLTSTA_MRLSS);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 29 | 58.00% | 1 | 12.50% | 
| bjorn helgaas | bjorn helgaas | 14 | 28.00% | 3 | 37.50% | 
| kenji kaneshige | kenji kaneshige | 7 | 14.00% | 4 | 50.00% | 
 | Total | 50 | 100.00% | 8 | 100.00% | 
void pciehp_get_adapter_status(struct slot *slot, u8 *status)
{
	struct pci_dev *pdev = ctrl_dev(slot->ctrl);
	u16 slot_status;
	pcie_capability_read_word(pdev, PCI_EXP_SLTSTA, &slot_status);
	*status = !!(slot_status & PCI_EXP_SLTSTA_PDS);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 27 | 54.00% | 1 | 12.50% | 
| bjorn helgaas | bjorn helgaas | 14 | 28.00% | 3 | 37.50% | 
| kenji kaneshige | kenji kaneshige | 9 | 18.00% | 4 | 50.00% | 
 | Total | 50 | 100.00% | 8 | 100.00% | 
int pciehp_query_power_fault(struct slot *slot)
{
	struct pci_dev *pdev = ctrl_dev(slot->ctrl);
	u16 slot_status;
	pcie_capability_read_word(pdev, PCI_EXP_SLTSTA, &slot_status);
	return !!(slot_status & PCI_EXP_SLTSTA_PFD);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 23 | 52.27% | 1 | 14.29% | 
| bjorn helgaas | bjorn helgaas | 13 | 29.55% | 2 | 28.57% | 
| kenji kaneshige | kenji kaneshige | 8 | 18.18% | 4 | 57.14% | 
 | Total | 44 | 100.00% | 7 | 100.00% | 
void pciehp_set_attention_status(struct slot *slot, u8 value)
{
	struct controller *ctrl = slot->ctrl;
	u16 slot_cmd;
	if (!ATTN_LED(ctrl))
		return;
	switch (value) {
	case 0:		/* turn off */
		slot_cmd = PCI_EXP_SLTCTL_ATTN_IND_OFF;
		break;
	case 1:		/* turn on */
		slot_cmd = PCI_EXP_SLTCTL_ATTN_IND_ON;
		break;
	case 2:		/* turn blink */
		slot_cmd = PCI_EXP_SLTCTL_ATTN_IND_BLINK;
		break;
	default:
		return;
	}
	pcie_write_cmd_nowait(ctrl, slot_cmd, PCI_EXP_SLTCTL_AIC);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x write cmd %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL, slot_cmd);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 61 | 61.00% | 2 | 14.29% | 
| bjorn helgaas | bjorn helgaas | 14 | 14.00% | 3 | 21.43% | 
| kenji kaneshige | kenji kaneshige | 12 | 12.00% | 5 | 35.71% | 
| yinghai lu | yinghai lu | 8 | 8.00% | 1 | 7.14% | 
| taku izumi | taku izumi | 3 | 3.00% | 1 | 7.14% | 
| alex williamson | alex williamson | 1 | 1.00% | 1 | 7.14% | 
| harvey harrison | harvey harrison | 1 | 1.00% | 1 | 7.14% | 
 | Total | 100 | 100.00% | 14 | 100.00% | 
void pciehp_green_led_on(struct slot *slot)
{
	struct controller *ctrl = slot->ctrl;
	if (!PWR_LED(ctrl))
		return;
	pcie_write_cmd_nowait(ctrl, PCI_EXP_SLTCTL_PWR_IND_ON,
			      PCI_EXP_SLTCTL_PIC);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x write cmd %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL,
		 PCI_EXP_SLTCTL_PWR_IND_ON);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 28 | 47.46% | 2 | 14.29% | 
| kenji kaneshige | kenji kaneshige | 14 | 23.73% | 7 | 50.00% | 
| bjorn helgaas | bjorn helgaas | 12 | 20.34% | 2 | 14.29% | 
| taku izumi | taku izumi | 3 | 5.08% | 1 | 7.14% | 
| alex williamson | alex williamson | 1 | 1.69% | 1 | 7.14% | 
| harvey harrison | harvey harrison | 1 | 1.69% | 1 | 7.14% | 
 | Total | 59 | 100.00% | 14 | 100.00% | 
void pciehp_green_led_off(struct slot *slot)
{
	struct controller *ctrl = slot->ctrl;
	if (!PWR_LED(ctrl))
		return;
	pcie_write_cmd_nowait(ctrl, PCI_EXP_SLTCTL_PWR_IND_OFF,
			      PCI_EXP_SLTCTL_PIC);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x write cmd %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL,
		 PCI_EXP_SLTCTL_PWR_IND_OFF);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 28 | 47.46% | 2 | 14.29% | 
| kenji kaneshige | kenji kaneshige | 14 | 23.73% | 7 | 50.00% | 
| bjorn helgaas | bjorn helgaas | 12 | 20.34% | 2 | 14.29% | 
| taku izumi | taku izumi | 3 | 5.08% | 1 | 7.14% | 
| harvey harrison | harvey harrison | 1 | 1.69% | 1 | 7.14% | 
| alex williamson | alex williamson | 1 | 1.69% | 1 | 7.14% | 
 | Total | 59 | 100.00% | 14 | 100.00% | 
void pciehp_green_led_blink(struct slot *slot)
{
	struct controller *ctrl = slot->ctrl;
	if (!PWR_LED(ctrl))
		return;
	pcie_write_cmd_nowait(ctrl, PCI_EXP_SLTCTL_PWR_IND_BLINK,
			      PCI_EXP_SLTCTL_PIC);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x write cmd %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL,
		 PCI_EXP_SLTCTL_PWR_IND_BLINK);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 28 | 47.46% | 2 | 14.29% | 
| kenji kaneshige | kenji kaneshige | 14 | 23.73% | 7 | 50.00% | 
| bjorn helgaas | bjorn helgaas | 12 | 20.34% | 2 | 14.29% | 
| taku izumi | taku izumi | 3 | 5.08% | 1 | 7.14% | 
| harvey harrison | harvey harrison | 1 | 1.69% | 1 | 7.14% | 
| alex williamson | alex williamson | 1 | 1.69% | 1 | 7.14% | 
 | Total | 59 | 100.00% | 14 | 100.00% | 
int pciehp_power_on_slot(struct slot *slot)
{
	struct controller *ctrl = slot->ctrl;
	struct pci_dev *pdev = ctrl_dev(ctrl);
	u16 slot_status;
	int retval;
	/* Clear sticky power-fault bit from previous power failures */
	pcie_capability_read_word(pdev, PCI_EXP_SLTSTA, &slot_status);
	if (slot_status & PCI_EXP_SLTSTA_PFD)
		pcie_capability_write_word(pdev, PCI_EXP_SLTSTA,
					   PCI_EXP_SLTSTA_PFD);
	ctrl->power_fault_detected = 0;
	pcie_write_cmd(ctrl, PCI_EXP_SLTCTL_PWR_ON, PCI_EXP_SLTCTL_PCC);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x write cmd %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL,
		 PCI_EXP_SLTCTL_PWR_ON);
	retval = pciehp_link_enable(ctrl);
	if (retval)
		ctrl_err(ctrl, "%s: Can not enable the link!\n", __func__);
	return retval;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 37 | 30.58% | 2 | 11.76% | 
| kenji kaneshige | kenji kaneshige | 23 | 19.01% | 8 | 47.06% | 
| yinghai lu | yinghai lu | 20 | 16.53% | 1 | 5.88% | 
| bjorn helgaas | bjorn helgaas | 20 | 16.53% | 3 | 17.65% | 
| rajesh shah | rajesh shah | 17 | 14.05% | 1 | 5.88% | 
| taku izumi | taku izumi | 3 | 2.48% | 1 | 5.88% | 
| harvey harrison | harvey harrison | 1 | 0.83% | 1 | 5.88% | 
 | Total | 121 | 100.00% | 17 | 100.00% | 
void pciehp_power_off_slot(struct slot *slot)
{
	struct controller *ctrl = slot->ctrl;
	pcie_write_cmd(ctrl, PCI_EXP_SLTCTL_PWR_OFF, PCI_EXP_SLTCTL_PCC);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x write cmd %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL,
		 PCI_EXP_SLTCTL_PWR_OFF);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| dely sy | dely sy | 28 | 56.00% | 2 | 15.38% | 
| kenji kaneshige | kenji kaneshige | 14 | 28.00% | 7 | 53.85% | 
| bjorn helgaas | bjorn helgaas | 4 | 8.00% | 2 | 15.38% | 
| taku izumi | taku izumi | 3 | 6.00% | 1 | 7.69% | 
| harvey harrison | harvey harrison | 1 | 2.00% | 1 | 7.69% | 
 | Total | 50 | 100.00% | 13 | 100.00% | 
static irqreturn_t pcie_isr(int irq, void *dev_id)
{
	struct controller *ctrl = (struct controller *)dev_id;
	struct pci_dev *pdev = ctrl_dev(ctrl);
	struct pci_bus *subordinate = pdev->subordinate;
	struct pci_dev *dev;
	struct slot *slot = ctrl->slot;
	u16 detected, intr_loc;
	u8 present;
	bool link;
	/*
         * In order to guarantee that all interrupt events are
         * serviced, we need to re-inspect Slot Status register after
         * clearing what is presumed to be the last pending interrupt.
         */
	intr_loc = 0;
	do {
		pcie_capability_read_word(pdev, PCI_EXP_SLTSTA, &detected);
		if (detected == (u16) ~0) {
			ctrl_info(ctrl, "%s: no response from device\n",
				  __func__);
			return IRQ_HANDLED;
		}
		detected &= (PCI_EXP_SLTSTA_ABP | PCI_EXP_SLTSTA_PFD |
			     PCI_EXP_SLTSTA_PDC |
			     PCI_EXP_SLTSTA_CC | PCI_EXP_SLTSTA_DLLSC);
		detected &= ~intr_loc;
		intr_loc |= detected;
		if (!intr_loc)
			return IRQ_NONE;
		if (detected)
			pcie_capability_write_word(pdev, PCI_EXP_SLTSTA,
						   intr_loc);
	} while (detected);
	ctrl_dbg(ctrl, "pending interrupts %#06x from Slot Status\n", intr_loc);
	/* Check Command Complete Interrupt Pending */
	if (intr_loc & PCI_EXP_SLTSTA_CC) {
		ctrl->cmd_busy = 0;
		smp_mb();
		wake_up(&ctrl->queue);
	}
	if (subordinate) {
		list_for_each_entry(dev, &subordinate->devices, bus_list) {
			if (dev->ignore_hotplug) {
				ctrl_dbg(ctrl, "ignoring hotplug event %#06x (%s requested no hotplug)\n",
					 intr_loc, pci_name(dev));
				return IRQ_HANDLED;
			}
		}
	}
	if (!(intr_loc & ~PCI_EXP_SLTSTA_CC))
		return IRQ_HANDLED;
	/* Check Attention Button Pressed */
	if (intr_loc & PCI_EXP_SLTSTA_ABP) {
		ctrl_info(ctrl, "Button pressed on Slot(%s)\n",
			  slot_name(slot));
		pciehp_queue_interrupt_event(slot, INT_BUTTON_PRESS);
	}
	/* Check Presence Detect Changed */
	if (intr_loc & PCI_EXP_SLTSTA_PDC) {
		pciehp_get_adapter_status(slot, &present);
		ctrl_info(ctrl, "Card %spresent on Slot(%s)\n",
			  present ? "" : "not ", slot_name(slot));
		pciehp_queue_interrupt_event(slot, present ? INT_PRESENCE_ON :
					     INT_PRESENCE_OFF);
	}
	/* Check Power Fault Detected */
	if ((intr_loc & PCI_EXP_SLTSTA_PFD) && !ctrl->power_fault_detected) {
		ctrl->power_fault_detected = 1;
		ctrl_err(ctrl, "Power fault on slot %s\n", slot_name(slot));
		pciehp_queue_interrupt_event(slot, INT_POWER_FAULT);
	}
	if (intr_loc & PCI_EXP_SLTSTA_DLLSC) {
		link = pciehp_check_link_active(ctrl);
		ctrl_info(ctrl, "slot(%s): Link %s event\n",
			  slot_name(slot), link ? "Up" : "Down");
		pciehp_queue_interrupt_event(slot, link ? INT_LINK_UP :
					     INT_LINK_DOWN);
	}
	return IRQ_HANDLED;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| bjorn helgaas | bjorn helgaas | 178 | 43.31% | 5 | 22.73% | 
| kenji kaneshige | kenji kaneshige | 97 | 23.60% | 12 | 54.55% | 
| dely sy | dely sy | 97 | 23.60% | 2 | 9.09% | 
| jarod wilson | jarod wilson | 24 | 5.84% | 1 | 4.55% | 
| rajat jain | rajat jain | 12 | 2.92% | 1 | 4.55% | 
| taku izumi | taku izumi | 3 | 0.73% | 1 | 4.55% | 
 | Total | 411 | 100.00% | 22 | 100.00% | 
void pcie_enable_notification(struct controller *ctrl)
{
	u16 cmd, mask;
	/*
         * TBD: Power fault detected software notification support.
         *
         * Power fault detected software notification is not enabled
         * now, because it caused power fault detected interrupt storm
         * on some machines. On those machines, power fault detected
         * bit in the slot status register was set again immediately
         * when it is cleared in the interrupt service routine, and
         * next power fault detected interrupt was notified again.
         */
	/*
         * Always enable link events: thus link-up and link-down shall
         * always be treated as hotplug and unplug respectively. Enable
         * presence detect only if Attention Button is not present.
         */
	cmd = PCI_EXP_SLTCTL_DLLSCE;
	if (ATTN_BUTTN(ctrl))
		cmd |= PCI_EXP_SLTCTL_ABPE;
	else
		cmd |= PCI_EXP_SLTCTL_PDCE;
	if (!pciehp_poll_mode)
		cmd |= PCI_EXP_SLTCTL_HPIE | PCI_EXP_SLTCTL_CCIE;
	mask = (PCI_EXP_SLTCTL_PDCE | PCI_EXP_SLTCTL_ABPE |
		PCI_EXP_SLTCTL_PFDE |
		PCI_EXP_SLTCTL_HPIE | PCI_EXP_SLTCTL_CCIE |
		PCI_EXP_SLTCTL_DLLSCE);
	pcie_write_cmd_nowait(ctrl, cmd, mask);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x write cmd %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL, cmd);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 32 | 33.68% | 7 | 50.00% | 
| yinghai lu | yinghai lu | 22 | 23.16% | 1 | 7.14% | 
| mark lord | mark lord | 20 | 21.05% | 2 | 14.29% | 
| dely sy | dely sy | 10 | 10.53% | 1 | 7.14% | 
| rajat jain | rajat jain | 9 | 9.47% | 1 | 7.14% | 
| alex williamson | alex williamson | 1 | 1.05% | 1 | 7.14% | 
| bjorn helgaas | bjorn helgaas | 1 | 1.05% | 1 | 7.14% | 
 | Total | 95 | 100.00% | 14 | 100.00% | 
static void pcie_disable_notification(struct controller *ctrl)
{
	u16 mask;
	mask = (PCI_EXP_SLTCTL_PDCE | PCI_EXP_SLTCTL_ABPE |
		PCI_EXP_SLTCTL_MRLSCE | PCI_EXP_SLTCTL_PFDE |
		PCI_EXP_SLTCTL_HPIE | PCI_EXP_SLTCTL_CCIE |
		PCI_EXP_SLTCTL_DLLSCE);
	pcie_write_cmd(ctrl, 0, mask);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x write cmd %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL, 0);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 28 | 44.44% | 4 | 50.00% | 
| yinghai lu | yinghai lu | 22 | 34.92% | 1 | 12.50% | 
| mark lord | mark lord | 8 | 12.70% | 1 | 12.50% | 
| rajesh shah | rajesh shah | 4 | 6.35% | 1 | 12.50% | 
| dely sy | dely sy | 1 | 1.59% | 1 | 12.50% | 
 | Total | 63 | 100.00% | 8 | 100.00% | 
/*
 * pciehp has a 1:1 bus:slot relationship so we ultimately want a secondary
 * bus reset of the bridge, but at the same time we want to ensure that it is
 * not seen as a hot-unplug, followed by the hot-plug of the device. Thus,
 * disable link state notification and presence detection change notification
 * momentarily, if we see that they could interfere. Also, clear any spurious
 * events after.
 */
int pciehp_reset_slot(struct slot *slot, int probe)
{
	struct controller *ctrl = slot->ctrl;
	struct pci_dev *pdev = ctrl_dev(ctrl);
	u16 stat_mask = 0, ctrl_mask = 0;
	if (probe)
		return 0;
	if (!ATTN_BUTTN(ctrl)) {
		ctrl_mask |= PCI_EXP_SLTCTL_PDCE;
		stat_mask |= PCI_EXP_SLTSTA_PDC;
	}
	ctrl_mask |= PCI_EXP_SLTCTL_DLLSCE;
	stat_mask |= PCI_EXP_SLTSTA_DLLSC;
	pcie_write_cmd(ctrl, 0, ctrl_mask);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x write cmd %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL, 0);
	if (pciehp_poll_mode)
		del_timer_sync(&ctrl->poll_timer);
	pci_reset_bridge_secondary_bus(ctrl->pcie->port);
	pcie_capability_write_word(pdev, PCI_EXP_SLTSTA, stat_mask);
	pcie_write_cmd_nowait(ctrl, ctrl_mask, ctrl_mask);
	ctrl_dbg(ctrl, "%s: SLOTCTRL %x write cmd %x\n", __func__,
		 pci_pcie_cap(ctrl->pcie->port) + PCI_EXP_SLTCTL, ctrl_mask);
	if (pciehp_poll_mode)
		int_poll_timeout(ctrl->poll_timer.data);
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| alex williamson | alex williamson | 91 | 50.00% | 2 | 40.00% | 
| yinghai lu | yinghai lu | 44 | 24.18% | 1 | 20.00% | 
| rajat jain | rajat jain | 35 | 19.23% | 1 | 20.00% | 
| bjorn helgaas | bjorn helgaas | 12 | 6.59% | 1 | 20.00% | 
 | Total | 182 | 100.00% | 5 | 100.00% | 
int pcie_init_notification(struct controller *ctrl)
{
	if (pciehp_request_irq(ctrl))
		return -1;
	pcie_enable_notification(ctrl);
	ctrl->notification_enabled = 1;
	return 0;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 25 | 71.43% | 1 | 20.00% | 
| eric w. biederman | eric w. biederman | 6 | 17.14% | 1 | 20.00% | 
| mark lord | mark lord | 2 | 5.71% | 1 | 20.00% | 
| dely sy | dely sy | 2 | 5.71% | 2 | 40.00% | 
 | Total | 35 | 100.00% | 5 | 100.00% | 
static void pcie_shutdown_notification(struct controller *ctrl)
{
	if (ctrl->notification_enabled) {
		pcie_disable_notification(ctrl);
		pciehp_free_irq(ctrl);
		ctrl->notification_enabled = 0;
	}
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 21 | 60.00% | 1 | 50.00% | 
| eric w. biederman | eric w. biederman | 14 | 40.00% | 1 | 50.00% | 
 | Total | 35 | 100.00% | 2 | 100.00% | 
static int pcie_init_slot(struct controller *ctrl)
{
	struct slot *slot;
	slot = kzalloc(sizeof(*slot), GFP_KERNEL);
	if (!slot)
		return -ENOMEM;
	slot->wq = alloc_workqueue("pciehp-%u", 0, 0, PSN(ctrl));
	if (!slot->wq)
		goto abort;
	slot->ctrl = ctrl;
	mutex_init(&slot->lock);
	mutex_init(&slot->hotplug_lock);
	INIT_DELAYED_WORK(&slot->work, pciehp_queue_pushbutton_work);
	ctrl->slot = slot;
	return 0;
abort:
	kfree(slot);
	return -ENOMEM;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 71 | 60.17% | 2 | 40.00% | 
| wang yijing | wang yijing | 33 | 27.97% | 1 | 20.00% | 
| rajat jain | rajat jain | 8 | 6.78% | 1 | 20.00% | 
| kees cook | kees cook | 6 | 5.08% | 1 | 20.00% | 
 | Total | 118 | 100.00% | 5 | 100.00% | 
static void pcie_cleanup_slot(struct controller *ctrl)
{
	struct slot *slot = ctrl->slot;
	cancel_delayed_work(&slot->work);
	destroy_workqueue(slot->wq);
	kfree(slot);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 36 | 90.00% | 2 | 66.67% | 
| wang yijing | wang yijing | 4 | 10.00% | 1 | 33.33% | 
 | Total | 40 | 100.00% | 3 | 100.00% | 
static inline void dbg_ctrl(struct controller *ctrl)
{
	struct pci_dev *pdev = ctrl->pcie->port;
	u16 reg16;
	if (!pciehp_debug)
		return;
	ctrl_info(ctrl, "Slot Capabilities      : 0x%08x\n", ctrl->slot_cap);
	pcie_capability_read_word(pdev, PCI_EXP_SLTSTA, ®16);
	ctrl_info(ctrl, "Slot Status            : 0x%04x\n", reg16);
	pcie_capability_read_word(pdev, PCI_EXP_SLTCTL, ®16);
	ctrl_info(ctrl, "Slot Control           : 0x%04x\n", reg16);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 49 | 60.49% | 5 | 50.00% | 
| mark lord | mark lord | 13 | 16.05% | 1 | 10.00% | 
| taku izumi | taku izumi | 9 | 11.11% | 1 | 10.00% | 
| bjorn helgaas | bjorn helgaas | 7 | 8.64% | 2 | 20.00% | 
| jan beulich | jan beulich | 3 | 3.70% | 1 | 10.00% | 
 | Total | 81 | 100.00% | 10 | 100.00% | 
#define FLAG(x, y)	(((x) & (y)) ? '+' : '-')
struct controller *pcie_init(struct pcie_device *dev)
{
	struct controller *ctrl;
	u32 slot_cap, link_cap;
	struct pci_dev *pdev = dev->port;
	ctrl = kzalloc(sizeof(*ctrl), GFP_KERNEL);
	if (!ctrl) {
		dev_err(&dev->device, "%s: Out of memory\n", __func__);
		goto abort;
	}
	ctrl->pcie = dev;
	pcie_capability_read_dword(pdev, PCI_EXP_SLTCAP, &slot_cap);
	ctrl->slot_cap = slot_cap;
	mutex_init(&ctrl->ctrl_lock);
	init_waitqueue_head(&ctrl->queue);
	dbg_ctrl(ctrl);
	/* Check if Data Link Layer Link Active Reporting is implemented */
	pcie_capability_read_dword(pdev, PCI_EXP_LNKCAP, &link_cap);
	if (link_cap & PCI_EXP_LNKCAP_DLLLARC)
		ctrl->link_active_reporting = 1;
	/* Clear all remaining event bits in Slot Status register */
	pcie_capability_write_word(pdev, PCI_EXP_SLTSTA,
		PCI_EXP_SLTSTA_ABP | PCI_EXP_SLTSTA_PFD |
		PCI_EXP_SLTSTA_MRLSC | PCI_EXP_SLTSTA_PDC |
		PCI_EXP_SLTSTA_CC | PCI_EXP_SLTSTA_DLLSC);
	ctrl_info(ctrl, "Slot #%d AttnBtn%c PwrCtrl%c MRL%c AttnInd%c PwrInd%c HotPlug%c Surprise%c Interlock%c NoCompl%c LLActRep%c\n",
		(slot_cap & PCI_EXP_SLTCAP_PSN) >> 19,
		FLAG(slot_cap, PCI_EXP_SLTCAP_ABP),
		FLAG(slot_cap, PCI_EXP_SLTCAP_PCP),
		FLAG(slot_cap, PCI_EXP_SLTCAP_MRLSP),
		FLAG(slot_cap, PCI_EXP_SLTCAP_AIP),
		FLAG(slot_cap, PCI_EXP_SLTCAP_PIP),
		FLAG(slot_cap, PCI_EXP_SLTCAP_HPC),
		FLAG(slot_cap, PCI_EXP_SLTCAP_HPS),
		FLAG(slot_cap, PCI_EXP_SLTCAP_EIP),
		FLAG(slot_cap, PCI_EXP_SLTCAP_NCCS),
		FLAG(link_cap, PCI_EXP_LNKCAP_DLLLARC));
	if (pcie_init_slot(ctrl))
		goto abort_ctrl;
	return ctrl;
abort_ctrl:
	kfree(ctrl);
abort:
	return NULL;
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 119 | 45.42% | 5 | 29.41% | 
| bjorn helgaas | bjorn helgaas | 91 | 34.73% | 5 | 29.41% | 
| mark lord | mark lord | 33 | 12.60% | 2 | 11.76% | 
| taku izumi | taku izumi | 10 | 3.82% | 2 | 11.76% | 
| dely sy | dely sy | 4 | 1.53% | 1 | 5.88% | 
| jan beulich | jan beulich | 3 | 1.15% | 1 | 5.88% | 
| myron stowe | myron stowe | 2 | 0.76% | 1 | 5.88% | 
 | Total | 262 | 100.00% | 17 | 100.00% | 
void pciehp_release_ctrl(struct controller *ctrl)
{
	pcie_shutdown_notification(ctrl);
	pcie_cleanup_slot(ctrl);
	kfree(ctrl);
}
Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 25 | 100.00% | 2 | 100.00% | 
 | Total | 25 | 100.00% | 2 | 100.00% | 
Overall Contributors
 | Person | Tokens | Prop | Commits | CommitProp | 
| kenji kaneshige | kenji kaneshige | 1088 | 31.33% | 34 | 36.96% | 
| dely sy | dely sy | 747 | 21.51% | 4 | 4.35% | 
| bjorn helgaas | bjorn helgaas | 639 | 18.40% | 15 | 16.30% | 
| yinghai lu | yinghai lu | 422 | 12.15% | 9 | 9.78% | 
| alex williamson | alex williamson | 169 | 4.87% | 2 | 2.17% | 
| mark lord | mark lord | 76 | 2.19% | 2 | 2.17% | 
| jarod wilson | jarod wilson | 74 | 2.13% | 1 | 1.09% | 
| rajat jain | rajat jain | 71 | 2.04% | 7 | 7.61% | 
| taku izumi | taku izumi | 57 | 1.64% | 2 | 2.17% | 
| wang yijing | wang yijing | 45 | 1.30% | 2 | 2.17% | 
| rajesh shah | rajesh shah | 21 | 0.60% | 2 | 2.17% | 
| eric w. biederman | eric w. biederman | 20 | 0.58% | 1 | 1.09% | 
| harvey harrison | harvey harrison | 9 | 0.26% | 1 | 1.09% | 
| tim schmielau | tim schmielau | 9 | 0.26% | 1 | 1.09% | 
| kees cook | kees cook | 6 | 0.17% | 1 | 1.09% | 
| jan beulich | jan beulich | 6 | 0.17% | 1 | 1.09% | 
| kristen carlson accardi | kristen carlson accardi | 4 | 0.12% | 2 | 2.17% | 
| andrew morton | andrew morton | 3 | 0.09% | 1 | 1.09% | 
| tejun heo | tejun heo | 3 | 0.09% | 1 | 1.09% | 
| myron stowe | myron stowe | 2 | 0.06% | 1 | 1.09% | 
| adrian bunk | adrian bunk | 1 | 0.03% | 1 | 1.09% | 
| ryan desfosses | ryan desfosses | 1 | 0.03% | 1 | 1.09% | 
 | Total | 3473 | 100.00% | 92 | 100.00% | 
  
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.