Release 4.7 drivers/pci/pcie/aspm.c
/*
* File: drivers/pci/pcie/aspm.c
* Enabling PCIe link L0s/L1 state and Clock Power Management
*
* Copyright (C) 2007 Intel
* Copyright (C) Zhang Yanmin (yanmin.zhang@intel.com)
* Copyright (C) Shaohua Li (shaohua.li@intel.com)
*/
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/pci.h>
#include <linux/pci_regs.h>
#include <linux/errno.h>
#include <linux/pm.h>
#include <linux/init.h>
#include <linux/slab.h>
#include <linux/jiffies.h>
#include <linux/delay.h>
#include <linux/pci-aspm.h>
#include "../pci.h"
#ifdef MODULE_PARAM_PREFIX
#undef MODULE_PARAM_PREFIX
#endif
#define MODULE_PARAM_PREFIX "pcie_aspm."
/* Note: those are not register definitions */
#define ASPM_STATE_L0S_UP (1)
/* Upstream direction L0s state */
#define ASPM_STATE_L0S_DW (2)
/* Downstream direction L0s state */
#define ASPM_STATE_L1 (4)
/* L1 state */
#define ASPM_STATE_L0S (ASPM_STATE_L0S_UP | ASPM_STATE_L0S_DW)
#define ASPM_STATE_ALL (ASPM_STATE_L0S | ASPM_STATE_L1)
struct aspm_latency {
u32 l0s; /* L0s latency (nsec) */
u32 l1; /* L1 latency (nsec) */
};
struct pcie_link_state {
struct pci_dev *pdev; /* Upstream component of the Link */
struct pcie_link_state *root; /* pointer to the root port link */
struct pcie_link_state *parent; /* pointer to the parent Link state */
struct list_head sibling; /* node in link_list */
struct list_head children; /* list of child link states */
struct list_head link; /* node in parent's children list */
/* ASPM state */
u32 aspm_support:3; /* Supported ASPM state */
u32 aspm_enabled:3; /* Enabled ASPM state */
u32 aspm_capable:3; /* Capable ASPM state with latency */
u32 aspm_default:3; /* Default ASPM state by BIOS */
u32 aspm_disable:3; /* Disabled ASPM state */
/* Clock PM state */
u32 clkpm_capable:1; /* Clock PM capable? */
u32 clkpm_enabled:1; /* Current Clock PM state */
u32 clkpm_default:1; /* Default Clock PM state by BIOS */
/* Exit latencies */
struct aspm_latency latency_up; /* Upstream direction exit latency */
struct aspm_latency latency_dw; /* Downstream direction exit latency */
/*
* Endpoint acceptable latencies. A pcie downstream port only
* has one slot under it, so at most there are 8 functions.
*/
struct aspm_latency acceptable[8];
};
static int aspm_disabled, aspm_force;
static bool aspm_support_enabled = true;
static DEFINE_MUTEX(aspm_lock);
static LIST_HEAD(link_list);
#define POLICY_DEFAULT 0
/* BIOS default setting */
#define POLICY_PERFORMANCE 1
/* high performance */
#define POLICY_POWERSAVE 2
/* high power saving */
#ifdef CONFIG_PCIEASPM_PERFORMANCE
static int aspm_policy = POLICY_PERFORMANCE;
#elif defined CONFIG_PCIEASPM_POWERSAVE
static int aspm_policy = POLICY_POWERSAVE;
#else
static int aspm_policy;
#endif
static const char *policy_str[] = {
[POLICY_DEFAULT] = "default",
[POLICY_PERFORMANCE] = "performance",
[POLICY_POWERSAVE] = "powersave"
};
#define LINK_RETRAIN_TIMEOUT HZ
static int policy_to_aspm_state(struct pcie_link_state *link)
{
switch (aspm_policy) {
case POLICY_PERFORMANCE:
/* Disable ASPM and Clock PM */
return 0;
case POLICY_POWERSAVE:
/* Enable ASPM L0s/L1 */
return ASPM_STATE_ALL;
case POLICY_DEFAULT:
return link->aspm_default;
}
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 37 | 88.10% | 1 | 25.00% |
kenji kaneshige | kenji kaneshige | 5 | 11.90% | 3 | 75.00% |
| Total | 42 | 100.00% | 4 | 100.00% |
static int policy_to_clkpm_state(struct pcie_link_state *link)
{
switch (aspm_policy) {
case POLICY_PERFORMANCE:
/* Disable ASPM and Clock PM */
return 0;
case POLICY_POWERSAVE:
/* Disable Clock PM */
return 1;
case POLICY_DEFAULT:
return link->clkpm_default;
}
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 38 | 90.48% | 1 | 33.33% |
kenji kaneshige | kenji kaneshige | 4 | 9.52% | 2 | 66.67% |
| Total | 42 | 100.00% | 3 | 100.00% |
static void pcie_set_clkpm_nocheck(struct pcie_link_state *link, int enable)
{
struct pci_dev *child;
struct pci_bus *linkbus = link->pdev->subordinate;
u32 val = enable ? PCI_EXP_LNKCTL_CLKREQ_EN : 0;
list_for_each_entry(child, &linkbus->devices, bus_list)
pcie_capability_clear_and_set_word(child, PCI_EXP_LNKCTL,
PCI_EXP_LNKCTL_CLKREQ_EN,
val);
link->clkpm_enabled = !!enable;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 37 | 56.06% | 1 | 20.00% |
kenji kaneshige | kenji kaneshige | 18 | 27.27% | 3 | 60.00% |
bjorn helgaas | bjorn helgaas | 11 | 16.67% | 1 | 20.00% |
| Total | 66 | 100.00% | 5 | 100.00% |
static void pcie_set_clkpm(struct pcie_link_state *link, int enable)
{
/* Don't enable Clock PM if the link is not Clock PM capable */
if (!link->clkpm_capable && enable)
enable = 0;
/* Need nothing if the specified equals to current state */
if (link->clkpm_enabled == enable)
return;
pcie_set_clkpm_nocheck(link, enable);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 41 | 91.11% | 1 | 50.00% |
matthew garrett | matthew garrett | 4 | 8.89% | 1 | 50.00% |
| Total | 45 | 100.00% | 2 | 100.00% |
static void pcie_clkpm_cap_init(struct pcie_link_state *link, int blacklist)
{
int capable = 1, enabled = 1;
u32 reg32;
u16 reg16;
struct pci_dev *child;
struct pci_bus *linkbus = link->pdev->subordinate;
/* All functions should have the same cap and state, take the worst */
list_for_each_entry(child, &linkbus->devices, bus_list) {
pcie_capability_read_dword(child, PCI_EXP_LNKCAP, ®32);
if (!(reg32 & PCI_EXP_LNKCAP_CLKPM)) {
capable = 0;
enabled = 0;
break;
}
pcie_capability_read_word(child, PCI_EXP_LNKCTL, ®16);
if (!(reg16 & PCI_EXP_LNKCTL_CLKREQ_EN))
enabled = 0;
}
link->clkpm_enabled = enabled;
link->clkpm_default = enabled;
link->clkpm_capable = (blacklist) ? 0 : capable;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 100 | 75.19% | 2 | 33.33% |
kenji kaneshige | kenji kaneshige | 31 | 23.31% | 3 | 50.00% |
jiang liu | jiang liu | 2 | 1.50% | 1 | 16.67% |
| Total | 133 | 100.00% | 6 | 100.00% |
/*
* pcie_aspm_configure_common_clock: check if the 2 ends of a link
* could use common clock. If they are, configure them to use the
* common clock. That will reduce the ASPM state exit latency.
*/
static void pcie_aspm_configure_common_clock(struct pcie_link_state *link)
{
int same_clock = 1;
u16 reg16, parent_reg, child_reg[8];
unsigned long start_jiffies;
struct pci_dev *child, *parent = link->pdev;
struct pci_bus *linkbus = parent->subordinate;
/*
* All functions of a slot should have the same Slot Clock
* Configuration, so just check one function
*/
child = list_entry(linkbus->devices.next, struct pci_dev, bus_list);
BUG_ON(!pci_is_pcie(child));
/* Check downstream component if bit Slot Clock Configuration is 1 */
pcie_capability_read_word(child, PCI_EXP_LNKSTA, ®16);
if (!(reg16 & PCI_EXP_LNKSTA_SLC))
same_clock = 0;
/* Check upstream component if bit Slot Clock Configuration is 1 */
pcie_capability_read_word(parent, PCI_EXP_LNKSTA, ®16);
if (!(reg16 & PCI_EXP_LNKSTA_SLC))
same_clock = 0;
/* Configure downstream component, all functions */
list_for_each_entry(child, &linkbus->devices, bus_list) {
pcie_capability_read_word(child, PCI_EXP_LNKCTL, ®16);
child_reg[PCI_FUNC(child->devfn)] = reg16;
if (same_clock)
reg16 |= PCI_EXP_LNKCTL_CCC;
else
reg16 &= ~PCI_EXP_LNKCTL_CCC;
pcie_capability_write_word(child, PCI_EXP_LNKCTL, reg16);
}
/* Configure upstream component */
pcie_capability_read_word(parent, PCI_EXP_LNKCTL, ®16);
parent_reg = reg16;
if (same_clock)
reg16 |= PCI_EXP_LNKCTL_CCC;
else
reg16 &= ~PCI_EXP_LNKCTL_CCC;
pcie_capability_write_word(parent, PCI_EXP_LNKCTL, reg16);
/* Retrain link */
reg16 |= PCI_EXP_LNKCTL_RL;
pcie_capability_write_word(parent, PCI_EXP_LNKCTL, reg16);
/* Wait for link training end. Break out after waiting for timeout */
start_jiffies = jiffies;
for (;;) {
pcie_capability_read_word(parent, PCI_EXP_LNKSTA, ®16);
if (!(reg16 & PCI_EXP_LNKSTA_LT))
break;
if (time_after(jiffies, start_jiffies + LINK_RETRAIN_TIMEOUT))
break;
msleep(1);
}
if (!(reg16 & PCI_EXP_LNKSTA_LT))
return;
/* Training failed. Restore common clock configurations */
dev_err(&parent->dev, "ASPM: Could not configure common clock\n");
list_for_each_entry(child, &linkbus->devices, bus_list)
pcie_capability_write_word(child, PCI_EXP_LNKCTL,
child_reg[PCI_FUNC(child->devfn)]);
pcie_capability_write_word(parent, PCI_EXP_LNKCTL, parent_reg);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 176 | 52.23% | 1 | 14.29% |
kenji kaneshige | kenji kaneshige | 74 | 21.96% | 2 | 28.57% |
thomas renninger | thomas renninger | 52 | 15.43% | 1 | 14.29% |
andrew patterson | andrew patterson | 24 | 7.12% | 1 | 14.29% |
jiang liu | jiang liu | 10 | 2.97% | 1 | 14.29% |
joe perches | joe perches | 1 | 0.30% | 1 | 14.29% |
| Total | 337 | 100.00% | 7 | 100.00% |
/* Convert L0s latency encoding to ns */
static u32 calc_l0s_latency(u32 encoding)
{
if (encoding == 0x7)
return (5 * 1000); /* > 4us */
return (64 << encoding);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 18 | 60.00% | 1 | 50.00% |
kenji kaneshige | kenji kaneshige | 12 | 40.00% | 1 | 50.00% |
| Total | 30 | 100.00% | 2 | 100.00% |
/* Convert L0s acceptable latency encoding to ns */
static u32 calc_l0s_acceptable(u32 encoding)
{
if (encoding == 0x7)
return -1U;
return (64 << encoding);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 17 | 65.38% | 1 | 50.00% |
li shaohua | li shaohua | 9 | 34.62% | 1 | 50.00% |
| Total | 26 | 100.00% | 2 | 100.00% |
/* Convert L1 latency encoding to ns */
static u32 calc_l1_latency(u32 encoding)
{
if (encoding == 0x7)
return (65 * 1000); /* > 64us */
return (1000 << encoding);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 19 | 63.33% | 1 | 50.00% |
li shaohua | li shaohua | 11 | 36.67% | 1 | 50.00% |
| Total | 30 | 100.00% | 2 | 100.00% |
/* Convert L1 acceptable latency encoding to ns */
static u32 calc_l1_acceptable(u32 encoding)
{
if (encoding == 0x7)
return -1U;
return (1000 << encoding);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 23 | 88.46% | 1 | 50.00% |
li shaohua | li shaohua | 3 | 11.54% | 1 | 50.00% |
| Total | 26 | 100.00% | 2 | 100.00% |
struct aspm_register_info {
u32 support:2;
u32 enabled:2;
u32 latency_encoding_l0s;
u32 latency_encoding_l1;
};
static void pcie_get_aspm_reg(struct pci_dev *pdev,
struct aspm_register_info *info)
{
u16 reg16;
u32 reg32;
pcie_capability_read_dword(pdev, PCI_EXP_LNKCAP, ®32);
info->support = (reg32 & PCI_EXP_LNKCAP_ASPMS) >> 10;
info->latency_encoding_l0s = (reg32 & PCI_EXP_LNKCAP_L0SEL) >> 12;
info->latency_encoding_l1 = (reg32 & PCI_EXP_LNKCAP_L1EL) >> 15;
pcie_capability_read_word(pdev, PCI_EXP_LNKCTL, ®16);
info->enabled = reg16 & PCI_EXP_LNKCTL_ASPMC;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 68 | 79.07% | 1 | 33.33% |
kenji kaneshige | kenji kaneshige | 16 | 18.60% | 1 | 33.33% |
jiang liu | jiang liu | 2 | 2.33% | 1 | 33.33% |
| Total | 86 | 100.00% | 3 | 100.00% |
static void pcie_aspm_check_latency(struct pci_dev *endpoint)
{
u32 latency, l1_switch_latency = 0;
struct aspm_latency *acceptable;
struct pcie_link_state *link;
/* Device not in D0 doesn't need latency check */
if ((endpoint->current_state != PCI_D0) &&
(endpoint->current_state != PCI_UNKNOWN))
return;
link = endpoint->bus->self->link_state;
acceptable = &link->acceptable[PCI_FUNC(endpoint->devfn)];
while (link) {
/* Check upstream direction L0s latency */
if ((link->aspm_capable & ASPM_STATE_L0S_UP) &&
(link->latency_up.l0s > acceptable->l0s))
link->aspm_capable &= ~ASPM_STATE_L0S_UP;
/* Check downstream direction L0s latency */
if ((link->aspm_capable & ASPM_STATE_L0S_DW) &&
(link->latency_dw.l0s > acceptable->l0s))
link->aspm_capable &= ~ASPM_STATE_L0S_DW;
/*
* Check L1 latency.
* Every switch on the path to root complex need 1
* more microsecond for L1. Spec doesn't mention L0s.
*/
latency = max_t(u32, link->latency_up.l1, link->latency_dw.l1);
if ((link->aspm_capable & ASPM_STATE_L1) &&
(latency + l1_switch_latency > acceptable->l1))
link->aspm_capable &= ~ASPM_STATE_L1;
l1_switch_latency += 1000;
link = link->parent;
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 196 | 100.00% | 2 | 100.00% |
| Total | 196 | 100.00% | 2 | 100.00% |
static void pcie_aspm_cap_init(struct pcie_link_state *link, int blacklist)
{
struct pci_dev *child, *parent = link->pdev;
struct pci_bus *linkbus = parent->subordinate;
struct aspm_register_info upreg, dwreg;
if (blacklist) {
/* Set enabled/disable so that we will disable ASPM later */
link->aspm_enabled = ASPM_STATE_ALL;
link->aspm_disable = ASPM_STATE_ALL;
return;
}
/* Configure common clock before checking latencies */
pcie_aspm_configure_common_clock(link);
/* Get upstream/downstream components' register state */
pcie_get_aspm_reg(parent, &upreg);
child = list_entry(linkbus->devices.next, struct pci_dev, bus_list);
pcie_get_aspm_reg(child, &dwreg);
/*
* Setup L0s state
*
* Note that we must not enable L0s in either direction on a
* given link unless components on both sides of the link each
* support L0s.
*/
if (dwreg.support & upreg.support & PCIE_LINK_STATE_L0S)
link->aspm_support |= ASPM_STATE_L0S;
if (dwreg.enabled & PCIE_LINK_STATE_L0S)
link->aspm_enabled |= ASPM_STATE_L0S_UP;
if (upreg.enabled & PCIE_LINK_STATE_L0S)
link->aspm_enabled |= ASPM_STATE_L0S_DW;
link->latency_up.l0s = calc_l0s_latency(upreg.latency_encoding_l0s);
link->latency_dw.l0s = calc_l0s_latency(dwreg.latency_encoding_l0s);
/* Setup L1 state */
if (upreg.support & dwreg.support & PCIE_LINK_STATE_L1)
link->aspm_support |= ASPM_STATE_L1;
if (upreg.enabled & dwreg.enabled & PCIE_LINK_STATE_L1)
link->aspm_enabled |= ASPM_STATE_L1;
link->latency_up.l1 = calc_l1_latency(upreg.latency_encoding_l1);
link->latency_dw.l1 = calc_l1_latency(dwreg.latency_encoding_l1);
/* Save default state */
link->aspm_default = link->aspm_enabled;
/* Setup initial capable state. Will be updated later */
link->aspm_capable = link->aspm_support;
/*
* If the downstream component has pci bridge function, don't
* do ASPM for now.
*/
list_for_each_entry(child, &linkbus->devices, bus_list) {
if (pci_pcie_type(child) == PCI_EXP_TYPE_PCI_BRIDGE) {
link->aspm_disable = ASPM_STATE_ALL;
break;
}
}
/* Get and check endpoint acceptable latencies */
list_for_each_entry(child, &linkbus->devices, bus_list) {
u32 reg32, encoding;
struct aspm_latency *acceptable =
&link->acceptable[PCI_FUNC(child->devfn)];
if (pci_pcie_type(child) != PCI_EXP_TYPE_ENDPOINT &&
pci_pcie_type(child) != PCI_EXP_TYPE_LEG_END)
continue;
pcie_capability_read_dword(child, PCI_EXP_DEVCAP, ®32);
/* Calculate endpoint L0s acceptable latency */
encoding = (reg32 & PCI_EXP_DEVCAP_L0S) >> 6;
acceptable->l0s = calc_l0s_acceptable(encoding);
/* Calculate endpoint L1 acceptable latency */
encoding = (reg32 & PCI_EXP_DEVCAP_L1) >> 9;
acceptable->l1 = calc_l1_acceptable(encoding);
pcie_aspm_check_latency(child);
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 270 | 69.41% | 10 | 76.92% |
li shaohua | li shaohua | 109 | 28.02% | 1 | 7.69% |
wang yijing | wang yijing | 9 | 2.31% | 1 | 7.69% |
jiang liu | jiang liu | 1 | 0.26% | 1 | 7.69% |
| Total | 389 | 100.00% | 13 | 100.00% |
static void pcie_config_aspm_dev(struct pci_dev *pdev, u32 val)
{
pcie_capability_clear_and_set_word(pdev, PCI_EXP_LNKCTL,
PCI_EXP_LNKCTL_ASPMC, val);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 19 | 76.00% | 1 | 20.00% |
kenji kaneshige | kenji kaneshige | 3 | 12.00% | 2 | 40.00% |
jiang liu | jiang liu | 2 | 8.00% | 1 | 20.00% |
bjorn helgaas | bjorn helgaas | 1 | 4.00% | 1 | 20.00% |
| Total | 25 | 100.00% | 5 | 100.00% |
static void pcie_config_aspm_link(struct pcie_link_state *link, u32 state)
{
u32 upstream = 0, dwstream = 0;
struct pci_dev *child, *parent = link->pdev;
struct pci_bus *linkbus = parent->subordinate;
/* Nothing to do if the link is already in the requested state */
state &= (link->aspm_capable & ~link->aspm_disable);
if (link->aspm_enabled == state)
return;
/* Convert ASPM state to upstream/downstream ASPM register state */
if (state & ASPM_STATE_L0S_UP)
dwstream |= PCI_EXP_LNKCTL_ASPM_L0S;
if (state & ASPM_STATE_L0S_DW)
upstream |= PCI_EXP_LNKCTL_ASPM_L0S;
if (state & ASPM_STATE_L1) {
upstream |= PCI_EXP_LNKCTL_ASPM_L1;
dwstream |= PCI_EXP_LNKCTL_ASPM_L1;
}
/*
* Spec 2.0 suggests all functions should be configured the
* same setting for ASPM. Enabling ASPM L1 should be done in
* upstream component first and then downstream, and vice
* versa for disabling ASPM L1. Spec doesn't mention L0S.
*/
if (state & ASPM_STATE_L1)
pcie_config_aspm_dev(parent, upstream);
list_for_each_entry(child, &linkbus->devices, bus_list)
pcie_config_aspm_dev(child, dwstream);
if (!(state & ASPM_STATE_L1))
pcie_config_aspm_dev(parent, upstream);
link->aspm_enabled = state;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 90 | 58.06% | 5 | 71.43% |
li shaohua | li shaohua | 61 | 39.35% | 1 | 14.29% |
bjorn helgaas | bjorn helgaas | 4 | 2.58% | 1 | 14.29% |
| Total | 155 | 100.00% | 7 | 100.00% |
static void pcie_config_aspm_path(struct pcie_link_state *link)
{
while (link) {
pcie_config_aspm_link(link, policy_to_aspm_state(link));
link = link->parent;
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 17 | 51.52% | 2 | 50.00% |
kenji kaneshige | kenji kaneshige | 16 | 48.48% | 2 | 50.00% |
| Total | 33 | 100.00% | 4 | 100.00% |
static void free_link_state(struct pcie_link_state *link)
{
link->pdev->link_state = NULL;
kfree(link);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 16 | 66.67% | 1 | 50.00% |
kenji kaneshige | kenji kaneshige | 8 | 33.33% | 1 | 50.00% |
| Total | 24 | 100.00% | 2 | 100.00% |
static int pcie_aspm_sanity_check(struct pci_dev *pdev)
{
struct pci_dev *child;
u32 reg32;
/*
* Some functions in a slot might not all be PCIe functions,
* very strange. Disable ASPM for the whole slot
*/
list_for_each_entry(child, &pdev->subordinate->devices, bus_list) {
if (!pci_is_pcie(child))
return -EINVAL;
/*
* If ASPM is disabled then we're not going to change
* the BIOS state. It's safe to continue even if it's a
* pre-1.1 device
*/
if (aspm_disabled)
continue;
/*
* Disable ASPM for pre-1.1 PCIe device, we follow MS to use
* RBER bit to determine if a function is 1.1 version device
*/
pcie_capability_read_dword(child, PCI_EXP_DEVCAP, ®32);
if (!(reg32 & PCI_EXP_DEVCAP_RBER) && !aspm_force) {
dev_info(&child->dev, "disabling ASPM on pre-1.1 PCIe device. You can enable it with 'pcie_aspm=force'\n");
return -EINVAL;
}
}
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 67 | 74.44% | 3 | 30.00% |
matthew garrett | matthew garrett | 6 | 6.67% | 1 | 10.00% |
jiang liu | jiang liu | 5 | 5.56% | 1 | 10.00% |
kenji kaneshige | kenji kaneshige | 4 | 4.44% | 1 | 10.00% |
vincent legoll | vincent legoll | 4 | 4.44% | 1 | 10.00% |
joe perches | joe perches | 2 | 2.22% | 1 | 10.00% |
sitsofe wheeler | sitsofe wheeler | 1 | 1.11% | 1 | 10.00% |
stefan assmann | stefan assmann | 1 | 1.11% | 1 | 10.00% |
| Total | 90 | 100.00% | 10 | 100.00% |
static struct pcie_link_state *alloc_pcie_link_state(struct pci_dev *pdev)
{
struct pcie_link_state *link;
link = kzalloc(sizeof(*link), GFP_KERNEL);
if (!link)
return NULL;
INIT_LIST_HEAD(&link->sibling);
INIT_LIST_HEAD(&link->children);
INIT_LIST_HEAD(&link->link);
link->pdev = pdev;
if (pci_pcie_type(pdev) != PCI_EXP_TYPE_ROOT_PORT) {
struct pcie_link_state *parent;
parent = pdev->bus->parent->self->link_state;
if (!parent) {
kfree(link);
return NULL;
}
link->parent = parent;
list_add(&link->link, &parent->children);
}
/* Setup a pointer to the root port link */
if (!link->parent)
link->root = link;
else
link->root = link->parent->root;
list_add(&link->sibling, &link_list);
pdev->link_state = link;
return link;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 87 | 49.43% | 4 | 50.00% |
li shaohua | li shaohua | 84 | 47.73% | 2 | 25.00% |
wang yijing | wang yijing | 5 | 2.84% | 2 | 25.00% |
| Total | 176 | 100.00% | 8 | 100.00% |
/*
* pcie_aspm_init_link_state: Initiate PCI express link state.
* It is called after the pcie and its children devices are scanned.
* @pdev: the root port or switch downstream port
*/
void pcie_aspm_init_link_state(struct pci_dev *pdev)
{
struct pcie_link_state *link;
int blacklist = !!pcie_aspm_sanity_check(pdev);
if (!aspm_support_enabled)
return;
if (pdev->link_state)
return;
/*
* We allocate pcie_link_state for the component on the upstream
* end of a Link, so there's nothing to do unless this device has a
* Link on its secondary side.
*/
if (!pdev->has_secondary_link)
return;
/* VIA has a strange chipset, root port is under a bridge */
if (pci_pcie_type(pdev) == PCI_EXP_TYPE_ROOT_PORT &&
pdev->bus->self)
return;
down_read(&pci_bus_sem);
if (list_empty(&pdev->subordinate->devices))
goto out;
mutex_lock(&aspm_lock);
link = alloc_pcie_link_state(pdev);
if (!link)
goto unlock;
/*
* Setup initial ASPM state. Note that we need to configure
* upstream links also because capable state of them can be
* update through pcie_aspm_cap_init().
*/
pcie_aspm_cap_init(link, blacklist);
/* Setup initial Clock PM state */
pcie_clkpm_cap_init(link, blacklist);
/*
* At this stage drivers haven't had an opportunity to change the
* link policy setting. Enabling ASPM on broken hardware can cripple
* it even before the driver has had a chance to disable ASPM, so
* default to a safe level right now. If we're enabling ASPM beyond
* the BIOS's expectation, we'll do so once pci_enable_device() is
* called.
*/
if (aspm_policy != POLICY_POWERSAVE) {
pcie_config_aspm_path(link);
pcie_set_clkpm(link, policy_to_clkpm_state(link));
}
unlock:
mutex_unlock(&aspm_lock);
out:
up_read(&pci_bus_sem);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 97 | 59.88% | 2 | 25.00% |
li shaohua | li shaohua | 39 | 24.07% | 2 | 25.00% |
matthew garrett | matthew garrett | 14 | 8.64% | 1 | 12.50% |
wang yijing | wang yijing | 7 | 4.32% | 2 | 25.00% |
joe lawrence | joe lawrence | 5 | 3.09% | 1 | 12.50% |
| Total | 162 | 100.00% | 8 | 100.00% |
/* Recheck latencies and update aspm_capable for links under the root */
static void pcie_update_aspm_capable(struct pcie_link_state *root)
{
struct pcie_link_state *link;
BUG_ON(root->parent);
list_for_each_entry(link, &link_list, sibling) {
if (link->root != root)
continue;
link->aspm_capable = link->aspm_support;
}
list_for_each_entry(link, &link_list, sibling) {
struct pci_dev *child;
struct pci_bus *linkbus = link->pdev->subordinate;
if (link->root != root)
continue;
list_for_each_entry(child, &linkbus->devices, bus_list) {
if ((pci_pcie_type(child) != PCI_EXP_TYPE_ENDPOINT) &&
(pci_pcie_type(child) != PCI_EXP_TYPE_LEG_END))
continue;
pcie_aspm_check_latency(child);
}
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 115 | 95.04% | 1 | 50.00% |
wang yijing | wang yijing | 6 | 4.96% | 1 | 50.00% |
| Total | 121 | 100.00% | 2 | 100.00% |
/* @pdev: the endpoint device */
void pcie_aspm_exit_link_state(struct pci_dev *pdev)
{
struct pci_dev *parent = pdev->bus->self;
struct pcie_link_state *link, *root, *parent_link;
if (!parent || !parent->link_state)
return;
down_read(&pci_bus_sem);
mutex_lock(&aspm_lock);
/*
* All PCIe functions are in one slot, remove one function will remove
* the whole slot, so just wait until we are the last function left.
*/
if (!list_is_last(&pdev->bus_list, &parent->subordinate->devices))
goto out;
link = parent->link_state;
root = link->root;
parent_link = link->parent;
/* All functions are removed, so just disable ASPM for the link */
pcie_config_aspm_link(link, 0);
list_del(&link->sibling);
list_del(&link->link);
/* Clock PM is for endpoint device */
free_link_state(link);
/* Recheck latencies and configure upstream links */
if (parent_link) {
pcie_update_aspm_capable(root);
pcie_config_aspm_path(parent_link);
}
out:
mutex_unlock(&aspm_lock);
up_read(&pci_bus_sem);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 99 | 63.46% | 2 | 25.00% |
kenji kaneshige | kenji kaneshige | 50 | 32.05% | 5 | 62.50% |
alex chiang | alex chiang | 7 | 4.49% | 1 | 12.50% |
| Total | 156 | 100.00% | 8 | 100.00% |
/* @pdev: the root port or switch downstream port */
void pcie_aspm_pm_state_change(struct pci_dev *pdev)
{
struct pcie_link_state *link = pdev->link_state;
if (aspm_disabled || !link)
return;
/*
* Devices changed PM state, we should recheck if latency
* meets all functions' requirement
*/
down_read(&pci_bus_sem);
mutex_lock(&aspm_lock);
pcie_update_aspm_capable(link->root);
pcie_config_aspm_path(link);
mutex_unlock(&aspm_lock);
up_read(&pci_bus_sem);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 28 | 43.75% | 2 | 50.00% |
li shaohua | li shaohua | 27 | 42.19% | 1 | 25.00% |
nagananda chumbalkar | nagananda chumbalkar | 9 | 14.06% | 1 | 25.00% |
| Total | 64 | 100.00% | 4 | 100.00% |
void pcie_aspm_powersave_config_link(struct pci_dev *pdev)
{
struct pcie_link_state *link = pdev->link_state;
if (aspm_disabled || !link)
return;
if (aspm_policy != POLICY_POWERSAVE)
return;
down_read(&pci_bus_sem);
mutex_lock(&aspm_lock);
pcie_config_aspm_path(link);
pcie_set_clkpm(link, policy_to_clkpm_state(link));
mutex_unlock(&aspm_lock);
up_read(&pci_bus_sem);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
nagananda chumbalkar | nagananda chumbalkar | 64 | 87.67% | 1 | 33.33% |
kenji kaneshige | kenji kaneshige | 8 | 10.96% | 1 | 33.33% |
li shaohua | li shaohua | 1 | 1.37% | 1 | 33.33% |
| Total | 73 | 100.00% | 3 | 100.00% |
static void __pci_disable_link_state(struct pci_dev *pdev, int state, bool sem)
{
struct pci_dev *parent = pdev->bus->self;
struct pcie_link_state *link;
if (!pci_is_pcie(pdev))
return;
if (pdev->has_secondary_link)
parent = pdev;
if (!parent || !parent->link_state)
return;
/*
* A driver requested that ASPM be disabled on this device, but
* if we don't have permission to manage ASPM (e.g., on ACPI
* systems we have to observe the FADT ACPI_FADT_NO_ASPM bit and
* the _OSC method), we can't honor that request. Windows has
* a similar mechanism using "PciASPMOptOut", which is also
* ignored in this situation.
*/
if (aspm_disabled) {
dev_warn(&pdev->dev, "can't disable ASPM; OS doesn't have ASPM control\n");
return;
}
if (sem)
down_read(&pci_bus_sem);
mutex_lock(&aspm_lock);
link = parent->link_state;
if (state & PCIE_LINK_STATE_L0S)
link->aspm_disable |= ASPM_STATE_L0S;
if (state & PCIE_LINK_STATE_L1)
link->aspm_disable |= ASPM_STATE_L1;
pcie_config_aspm_link(link, policy_to_aspm_state(link));
if (state & PCIE_LINK_STATE_CLKPM) {
link->clkpm_capable = 0;
pcie_set_clkpm(link, 0);
}
mutex_unlock(&aspm_lock);
if (sem)
up_read(&pci_bus_sem);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 96 | 55.17% | 1 | 10.00% |
kenji kaneshige | kenji kaneshige | 45 | 25.86% | 6 | 60.00% |
bjorn helgaas | bjorn helgaas | 18 | 10.34% | 1 | 10.00% |
yinghai lu | yinghai lu | 13 | 7.47% | 1 | 10.00% |
wang yijing | wang yijing | 2 | 1.15% | 1 | 10.00% |
| Total | 174 | 100.00% | 10 | 100.00% |
void pci_disable_link_state_locked(struct pci_dev *pdev, int state)
{
__pci_disable_link_state(pdev, state, false);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
yinghai lu | yinghai lu | 22 | 100.00% | 1 | 100.00% |
| Total | 22 | 100.00% | 1 | 100.00% |
EXPORT_SYMBOL(pci_disable_link_state_locked);
/**
* pci_disable_link_state - Disable device's link state, so the link will
* never enter specific states. Note that if the BIOS didn't grant ASPM
* control to the OS, this does nothing because we can't touch the LNKCTL
* register.
*
* @pdev: PCI device
* @state: ASPM link state to disable
*/
void pci_disable_link_state(struct pci_dev *pdev, int state)
{
__pci_disable_link_state(pdev, state, true);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
yinghai lu | yinghai lu | 22 | 100.00% | 1 | 100.00% |
| Total | 22 | 100.00% | 1 | 100.00% |
EXPORT_SYMBOL(pci_disable_link_state);
static int pcie_aspm_set_policy(const char *val, struct kernel_param *kp)
{
int i;
struct pcie_link_state *link;
if (aspm_disabled)
return -EPERM;
for (i = 0; i < ARRAY_SIZE(policy_str); i++)
if (!strncmp(val, policy_str[i], strlen(policy_str[i])))
break;
if (i >= ARRAY_SIZE(policy_str))
return -EINVAL;
if (i == aspm_policy)
return 0;
down_read(&pci_bus_sem);
mutex_lock(&aspm_lock);
aspm_policy = i;
list_for_each_entry(link, &link_list, sibling) {
pcie_config_aspm_link(link, policy_to_aspm_state(link));
pcie_set_clkpm(link, policy_to_clkpm_state(link));
}
mutex_unlock(&aspm_lock);
up_read(&pci_bus_sem);
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 136 | 88.89% | 1 | 20.00% |
kenji kaneshige | kenji kaneshige | 9 | 5.88% | 3 | 60.00% |
nagananda chumbalkar | nagananda chumbalkar | 8 | 5.23% | 1 | 20.00% |
| Total | 153 | 100.00% | 5 | 100.00% |
static int pcie_aspm_get_policy(char *buffer, struct kernel_param *kp)
{
int i, cnt = 0;
for (i = 0; i < ARRAY_SIZE(policy_str); i++)
if (i == aspm_policy)
cnt += sprintf(buffer + cnt, "[%s] ", policy_str[i]);
else
cnt += sprintf(buffer + cnt, "%s ", policy_str[i]);
return cnt;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 80 | 100.00% | 1 | 100.00% |
| Total | 80 | 100.00% | 1 | 100.00% |
module_param_call(policy, pcie_aspm_set_policy, pcie_aspm_get_policy,
NULL, 0644);
#ifdef CONFIG_PCIEASPM_DEBUG
static ssize_t link_state_show(struct device *dev,
struct device_attribute *attr,
char *buf)
{
struct pci_dev *pci_device = to_pci_dev(dev);
struct pcie_link_state *link_state = pci_device->link_state;
return sprintf(buf, "%d\n", link_state->aspm_enabled);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 50 | 98.04% | 1 | 50.00% |
kenji kaneshige | kenji kaneshige | 1 | 1.96% | 1 | 50.00% |
| Total | 51 | 100.00% | 2 | 100.00% |
static ssize_t link_state_store(struct device *dev,
struct device_attribute *attr,
const char *buf,
size_t n)
{
struct pci_dev *pdev = to_pci_dev(dev);
struct pcie_link_state *link, *root = pdev->link_state->root;
u32 state;
if (aspm_disabled)
return -EPERM;
if (kstrtouint(buf, 10, &state))
return -EINVAL;
if ((state & ~ASPM_STATE_ALL) != 0)
return -EINVAL;
down_read(&pci_bus_sem);
mutex_lock(&aspm_lock);
list_for_each_entry(link, &link_list, sibling) {
if (link->root != root)
continue;
pcie_config_aspm_link(link, state);
}
mutex_unlock(&aspm_lock);
up_read(&pci_bus_sem);
return n;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
kenji kaneshige | kenji kaneshige | 58 | 40.56% | 3 | 50.00% |
li shaohua | li shaohua | 53 | 37.06% | 1 | 16.67% |
andy lutomirski | andy lutomirski | 17 | 11.89% | 1 | 16.67% |
chris j arges | chris j arges | 15 | 10.49% | 1 | 16.67% |
| Total | 143 | 100.00% | 6 | 100.00% |
static ssize_t clk_ctl_show(struct device *dev,
struct device_attribute *attr,
char *buf)
{
struct pci_dev *pci_device = to_pci_dev(dev);
struct pcie_link_state *link_state = pci_device->link_state;
return sprintf(buf, "%d\n", link_state->clkpm_enabled);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 50 | 98.04% | 1 | 50.00% |
kenji kaneshige | kenji kaneshige | 1 | 1.96% | 1 | 50.00% |
| Total | 51 | 100.00% | 2 | 100.00% |
static ssize_t clk_ctl_store(struct device *dev,
struct device_attribute *attr,
const char *buf,
size_t n)
{
struct pci_dev *pdev = to_pci_dev(dev);
bool state;
if (strtobool(buf, &state))
return -EINVAL;
down_read(&pci_bus_sem);
mutex_lock(&aspm_lock);
pcie_set_clkpm_nocheck(pdev->link_state, state);
mutex_unlock(&aspm_lock);
up_read(&pci_bus_sem);
return n;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 74 | 85.06% | 1 | 25.00% |
chris j arges | chris j arges | 8 | 9.20% | 1 | 25.00% |
kenji kaneshige | kenji kaneshige | 5 | 5.75% | 2 | 50.00% |
| Total | 87 | 100.00% | 4 | 100.00% |
static DEVICE_ATTR(link_state, 0644, link_state_show, link_state_store);
static DEVICE_ATTR(clk_ctl, 0644, clk_ctl_show, clk_ctl_store);
static char power_group[] = "power";
void pcie_aspm_create_sysfs_dev_files(struct pci_dev *pdev)
{
struct pcie_link_state *link_state = pdev->link_state;
if (!link_state)
return;
if (link_state->aspm_support)
sysfs_add_file_to_group(&pdev->dev.kobj,
&dev_attr_link_state.attr, power_group);
if (link_state->clkpm_capable)
sysfs_add_file_to_group(&pdev->dev.kobj,
&dev_attr_clk_ctl.attr, power_group);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 69 | 97.18% | 1 | 33.33% |
kenji kaneshige | kenji kaneshige | 2 | 2.82% | 2 | 66.67% |
| Total | 71 | 100.00% | 3 | 100.00% |
void pcie_aspm_remove_sysfs_dev_files(struct pci_dev *pdev)
{
struct pcie_link_state *link_state = pdev->link_state;
if (!link_state)
return;
if (link_state->aspm_support)
sysfs_remove_file_from_group(&pdev->dev.kobj,
&dev_attr_link_state.attr, power_group);
if (link_state->clkpm_capable)
sysfs_remove_file_from_group(&pdev->dev.kobj,
&dev_attr_clk_ctl.attr, power_group);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 69 | 97.18% | 1 | 33.33% |
kenji kaneshige | kenji kaneshige | 2 | 2.82% | 2 | 66.67% |
| Total | 71 | 100.00% | 3 | 100.00% |
#endif
static int __init pcie_aspm_disable(char *str)
{
if (!strcmp(str, "off")) {
aspm_policy = POLICY_DEFAULT;
aspm_disabled = 1;
aspm_support_enabled = false;
printk(KERN_INFO "PCIe ASPM is disabled\n");
} else if (!strcmp(str, "force")) {
aspm_force = 1;
printk(KERN_INFO "PCIe ASPM is forcibly enabled\n");
}
return 1;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 58 | 86.57% | 2 | 40.00% |
rafael j. wysocki | rafael j. wysocki | 4 | 5.97% | 1 | 20.00% |
matthew garrett | matthew garrett | 4 | 5.97% | 1 | 20.00% |
michael witten | michael witten | 1 | 1.49% | 1 | 20.00% |
| Total | 67 | 100.00% | 5 | 100.00% |
__setup("pcie_aspm=", pcie_aspm_disable);
void pcie_no_aspm(void)
{
/*
* Disabling ASPM is intended to prevent the kernel from modifying
* existing hardware state, not to clear existing state. To that end:
* (a) set policy to POLICY_DEFAULT in order to avoid changing state
* (b) prevent userspace from changing policy
*/
if (!aspm_force) {
aspm_policy = POLICY_DEFAULT;
aspm_disabled = 1;
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 16 | 69.57% | 2 | 66.67% |
matthew garrett | matthew garrett | 7 | 30.43% | 1 | 33.33% |
| Total | 23 | 100.00% | 3 | 100.00% |
bool pcie_aspm_support_enabled(void)
{
return aspm_support_enabled;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
rafael j. wysocki | rafael j. wysocki | 10 | 100.00% | 1 | 100.00% |
| Total | 10 | 100.00% | 1 | 100.00% |
EXPORT_SYMBOL(pcie_aspm_support_enabled);
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
li shaohua | li shaohua | 1999 | 50.65% | 6 | 11.32% |
kenji kaneshige | kenji kaneshige | 1486 | 37.65% | 19 | 35.85% |
nagananda chumbalkar | nagananda chumbalkar | 81 | 2.05% | 2 | 3.77% |
yinghai lu | yinghai lu | 62 | 1.57% | 1 | 1.89% |
matthew garrett | matthew garrett | 58 | 1.47% | 5 | 9.43% |
thomas renninger | thomas renninger | 55 | 1.39% | 1 | 1.89% |
bjorn helgaas | bjorn helgaas | 35 | 0.89% | 4 | 7.55% |
andrew patterson | andrew patterson | 31 | 0.79% | 1 | 1.89% |
wang yijing | wang yijing | 30 | 0.76% | 3 | 5.66% |
rafael j. wysocki | rafael j. wysocki | 25 | 0.63% | 1 | 1.89% |
chris j arges | chris j arges | 23 | 0.58% | 1 | 1.89% |
jiang liu | jiang liu | 22 | 0.56% | 1 | 1.89% |
andy lutomirski | andy lutomirski | 17 | 0.43% | 1 | 1.89% |
alex chiang | alex chiang | 7 | 0.18% | 1 | 1.89% |
joe lawrence | joe lawrence | 5 | 0.13% | 1 | 1.89% |
vincent legoll | vincent legoll | 4 | 0.10% | 1 | 1.89% |
joe perches | joe perches | 3 | 0.08% | 1 | 1.89% |
stefan assmann | stefan assmann | 2 | 0.05% | 1 | 1.89% |
sitsofe wheeler | sitsofe wheeler | 1 | 0.03% | 1 | 1.89% |
michael witten | michael witten | 1 | 0.03% | 1 | 1.89% |
| Total | 3947 | 100.00% | 53 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.