cregit-Linux how code gets into the kernel

Release 4.7 drivers/scsi/hisi_sas/hisi_sas.h

/*
 * Copyright (c) 2015 Linaro Ltd.
 * Copyright (c) 2015 Hisilicon Limited.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 */

#ifndef _HISI_SAS_H_

#define _HISI_SAS_H_

#include <linux/acpi.h>
#include <linux/dmapool.h>
#include <linux/mfd/syscon.h>
#include <linux/module.h>
#include <linux/of_address.h>
#include <linux/platform_device.h>
#include <linux/property.h>
#include <linux/regmap.h>
#include <scsi/sas_ata.h>
#include <scsi/libsas.h>


#define DRV_VERSION "v1.4"


#define HISI_SAS_MAX_PHYS	9

#define HISI_SAS_MAX_QUEUES	32

#define HISI_SAS_QUEUE_SLOTS 512

#define HISI_SAS_MAX_ITCT_ENTRIES 2048

#define HISI_SAS_MAX_DEVICES HISI_SAS_MAX_ITCT_ENTRIES


#define HISI_SAS_STATUS_BUF_SZ \
		(sizeof(struct hisi_sas_err_record) + 1024)

#define HISI_SAS_COMMAND_TABLE_SZ \
		(((sizeof(union hisi_sas_command_table)+3)/4)*4)


#define HISI_SAS_MAX_SSP_RESP_SZ (sizeof(struct ssp_frame_hdr) + 1024)

#define HISI_SAS_MAX_SMP_RESP_SZ 1028

#define HISI_SAS_MAX_STP_RESP_SZ 28


#define DEV_IS_EXPANDER(type) \
	((type == SAS_EDGE_EXPANDER_DEVICE) || \
        (type == SAS_FANOUT_EXPANDER_DEVICE))

struct hisi_hba;

enum {
	
PORT_TYPE_SAS = (1U << 1),
	
PORT_TYPE_SATA = (1U << 0),
};


enum dev_status {
	
HISI_SAS_DEV_NORMAL,
	
HISI_SAS_DEV_EH,
};


enum hisi_sas_dev_type {
	
HISI_SAS_DEV_TYPE_STP = 0,
	
HISI_SAS_DEV_TYPE_SSP,
	
HISI_SAS_DEV_TYPE_SATA,
};


struct hisi_sas_phy {
	
struct hisi_hba	*hisi_hba;
	
struct hisi_sas_port	*port;
	
struct asd_sas_phy	sas_phy;
	
struct sas_identify	identify;
	
struct timer_list	timer;
	
struct work_struct	phyup_ws;
	
u64		port_id; /* from hw */
	
u64		dev_sas_addr;
	
u64		phy_type;
	
u64		frame_rcvd_size;
	
u8		frame_rcvd[32];
	
u8		phy_attached;
	
u8		reserved[3];
	
enum sas_linkrate	minimum_linkrate;
	
enum sas_linkrate	maximum_linkrate;
};


struct hisi_sas_port {
	
struct asd_sas_port	sas_port;
	
u8	port_attached;
	
u8	id; /* from hw */
	
struct list_head	list;
};


struct hisi_sas_cq {
	
struct hisi_hba *hisi_hba;
	
int	id;
};


struct hisi_sas_device {
	
enum sas_device_type	dev_type;
	
struct hisi_hba		*hisi_hba;
	
struct domain_device	*sas_device;
	
u64 attached_phy;
	
u64 device_id;
	
u64 running_req;
	
u8 dev_status;
};


struct hisi_sas_slot {
	
struct list_head entry;
	
struct sas_task *task;
	
struct hisi_sas_port	*port;
	
u64	n_elem;
	
int	dlvry_queue;
	
int	dlvry_queue_slot;
	
int	cmplt_queue;
	
int	cmplt_queue_slot;
	
int	idx;
	
int	abort;
	
void	*cmd_hdr;
	
dma_addr_t cmd_hdr_dma;
	
void	*status_buffer;
	
dma_addr_t status_buffer_dma;
	
void *command_table;
	
dma_addr_t command_table_dma;
	
struct hisi_sas_sge_page *sge_page;
	
dma_addr_t sge_page_dma;
	
struct work_struct abort_slot;
};


struct hisi_sas_tmf_task {
	
u8 tmf;
	
u16 tag_of_task_to_be_managed;
};


struct hisi_sas_hw {
	
int (*hw_init)(struct hisi_hba *hisi_hba);
	
void (*setup_itct)(struct hisi_hba *hisi_hba,
			   struct hisi_sas_device *device);
	
int (*slot_index_alloc)(struct hisi_hba *hisi_hba, int *slot_idx,
				struct domain_device *device);
	
struct hisi_sas_device *(*alloc_dev)(struct domain_device *device);
	
void (*sl_notify)(struct hisi_hba *hisi_hba, int phy_no);
	
int (*get_free_slot)(struct hisi_hba *hisi_hba, int *q, int *s);
	
void (*start_delivery)(struct hisi_hba *hisi_hba);
	
int (*prep_ssp)(struct hisi_hba *hisi_hba,
			struct hisi_sas_slot *slot, int is_tmf,
			struct hisi_sas_tmf_task *tmf);
	
int (*prep_smp)(struct hisi_hba *hisi_hba,
			struct hisi_sas_slot *slot);
	
int (*prep_stp)(struct hisi_hba *hisi_hba,
			struct hisi_sas_slot *slot);
	
int (*slot_complete)(struct hisi_hba *hisi_hba,
			     struct hisi_sas_slot *slot, int abort);
	
void (*phy_enable)(struct hisi_hba *hisi_hba, int phy_no);
	
void (*phy_disable)(struct hisi_hba *hisi_hba, int phy_no);
	
void (*phy_hard_reset)(struct hisi_hba *hisi_hba, int phy_no);
	
void (*free_device)(struct hisi_hba *hisi_hba,
			    struct hisi_sas_device *dev);
	
int (*get_wideport_bitmap)(struct hisi_hba *hisi_hba, int port_id);
	
int max_command_entries;
	
int complete_hdr_size;
};


struct hisi_hba {
	/* This must be the first element, used by SHOST_TO_SAS_HA */
	
struct sas_ha_struct *p;

	
struct platform_device *pdev;
	
void __iomem *regs;
	
struct regmap *ctrl;
	
u32 ctrl_reset_reg;
	
u32 ctrl_reset_sts_reg;
	
u32 ctrl_clock_ena_reg;
	
u8 sas_addr[SAS_ADDR_SIZE];

	
int n_phy;
	
int scan_finished;
	
spinlock_t lock;

	
struct timer_list timer;
	
struct workqueue_struct *wq;

	
int slot_index_count;
	
unsigned long *slot_index_tags;

	/* SCSI/SAS glue */
	
struct sas_ha_struct sha;
	
struct Scsi_Host *shost;

	
struct hisi_sas_cq cq[HISI_SAS_MAX_QUEUES];
	
struct hisi_sas_phy phy[HISI_SAS_MAX_PHYS];
	
struct hisi_sas_port port[HISI_SAS_MAX_PHYS];

	
int	queue_count;
	
int	queue;
	
struct hisi_sas_slot	*slot_prep;

	
struct dma_pool *sge_page_pool;
	
struct hisi_sas_device	devices[HISI_SAS_MAX_DEVICES];
	
struct dma_pool *command_table_pool;
	
struct dma_pool *status_buffer_pool;
	
struct hisi_sas_cmd_hdr	*cmd_hdr[HISI_SAS_MAX_QUEUES];
	
dma_addr_t cmd_hdr_dma[HISI_SAS_MAX_QUEUES];
	
void *complete_hdr[HISI_SAS_MAX_QUEUES];
	
dma_addr_t complete_hdr_dma[HISI_SAS_MAX_QUEUES];
	
struct hisi_sas_initial_fis *initial_fis;
	
dma_addr_t initial_fis_dma;
	
struct hisi_sas_itct *itct;
	
dma_addr_t itct_dma;
	
struct hisi_sas_iost *iost;
	
dma_addr_t iost_dma;
	
struct hisi_sas_breakpoint *breakpoint;
	
dma_addr_t breakpoint_dma;
	
struct hisi_sas_breakpoint *sata_breakpoint;
	
dma_addr_t sata_breakpoint_dma;
	
struct hisi_sas_slot	*slot_info;
	
const struct hisi_sas_hw *hw;	/* Low level hw interface */
};

/* Generic HW DMA host memory structures */
/* Delivery queue header */

struct hisi_sas_cmd_hdr {
	/* dw0 */
	
__le32 dw0;

	/* dw1 */
	
__le32 dw1;

	/* dw2 */
	
__le32 dw2;

	/* dw3 */
	
__le32 transfer_tags;

	/* dw4 */
	
__le32 data_transfer_len;

	/* dw5 */
	
__le32 first_burst_num;

	/* dw6 */
	
__le32 sg_len;

	/* dw7 */
	
__le32 dw7;

	/* dw8-9 */
	
__le64 cmd_table_addr;

	/* dw10-11 */
	
__le64 sts_buffer_addr;

	/* dw12-13 */
	
__le64 prd_table_addr;

	/* dw14-15 */
	
__le64 dif_prd_table_addr;
};


struct hisi_sas_itct {
	
__le64 qw0;
	
__le64 sas_addr;
	
__le64 qw2;
	
__le64 qw3;
	
__le64 qw4_15[12];
};


struct hisi_sas_iost {
	
__le64 qw0;
	
__le64 qw1;
	
__le64 qw2;
	
__le64 qw3;
};


struct hisi_sas_err_record {
	
u32	data[4];
};


struct hisi_sas_initial_fis {
	
struct hisi_sas_err_record err_record;
	
struct dev_to_host_fis fis;
	
u32 rsvd[3];
};


struct hisi_sas_breakpoint {
	
u8	data[128];	/*io128 byte*/
};


struct hisi_sas_sge {
	
__le64 addr;
	
__le32 page_ctrl_0;
	
__le32 page_ctrl_1;
	
__le32 data_len;
	
__le32 data_off;
};


struct hisi_sas_command_table_smp {
	
u8 bytes[44];
};


struct hisi_sas_command_table_stp {
	
struct	host_to_dev_fis command_fis;
	
u8	dummy[12];
	
u8	atapi_cdb[ATAPI_CDB_LEN];
};


#define HISI_SAS_SGE_PAGE_CNT SG_CHUNK_SIZE

struct hisi_sas_sge_page {
	
struct hisi_sas_sge sge[HISI_SAS_SGE_PAGE_CNT];
};


struct hisi_sas_command_table_ssp {
	
struct ssp_frame_hdr hdr;
	union {
		struct {
			
struct ssp_command_iu task;
			
u32 prot[6];
		};
		
struct ssp_tmf_iu ssp_task;
		
struct xfer_rdy_iu xfer_rdy;
		
struct ssp_response_iu ssp_res;
	} 
u;
};


union hisi_sas_command_table {
	
struct hisi_sas_command_table_ssp ssp;
	
struct hisi_sas_command_table_smp smp;
	
struct hisi_sas_command_table_stp stp;
};
extern int hisi_sas_probe(struct platform_device *pdev,
			  const struct hisi_sas_hw *ops);
extern int hisi_sas_remove(struct platform_device *pdev);

extern void hisi_sas_phy_down(struct hisi_hba *hisi_hba, int phy_no, int rdy);
extern void hisi_sas_slot_task_free(struct hisi_hba *hisi_hba,
				    struct sas_task *task,
				    struct hisi_sas_slot *slot);
#endif

Overall Contributors

PersonTokensPropCommitsCommitProp
john garryjohn garry116199.91%3397.06%
ming linming lin10.09%12.94%
Total1162100.00%34100.00%
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
{% endraw %}