Release 4.7 drivers/scsi/qla2xxx/qla_inline.h
/*
* QLogic Fibre Channel HBA Driver
* Copyright (c) 2003-2014 QLogic Corporation
*
* See LICENSE.qla2xxx for copyright and licensing details.
*/
#include "qla_target.h"
/**
* qla24xx_calc_iocbs() - Determine number of Command Type 3 and
* Continuation Type 1 IOCBs to allocate.
*
* @dsds: number of data segment decriptors needed
*
* Returns the number of IOCB entries needed to store @dsds.
*/
static inline uint16_t
qla24xx_calc_iocbs(scsi_qla_host_t *vha, uint16_t dsds)
{
uint16_t iocbs;
iocbs = 1;
if (dsds > 1) {
iocbs += (dsds - 1) / 5;
if ((dsds - 1) % 5)
iocbs++;
}
return iocbs;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
giridhar malavali | giridhar malavali | 55 | 100.00% | 1 | 100.00% |
| Total | 55 | 100.00% | 1 | 100.00% |
/*
* qla2x00_debounce_register
* Debounce register.
*
* Input:
* port = register address.
*
* Returns:
* register value.
*/
static __inline__ uint16_t
qla2x00_debounce_register(volatile uint16_t __iomem *addr)
{
volatile uint16_t first;
volatile uint16_t second;
do {
first = RD_REG_WORD(addr);
barrier();
cpu_relax();
second = RD_REG_WORD(addr);
} while (first != second);
return (first);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
james bottomley | james bottomley | 55 | 98.21% | 1 | 50.00% |
christoph hellwig | christoph hellwig | 1 | 1.79% | 1 | 50.00% |
| Total | 56 | 100.00% | 2 | 100.00% |
static inline void
qla2x00_poll(struct rsp_que *rsp)
{
unsigned long flags;
struct qla_hw_data *ha = rsp->hw;
local_irq_save(flags);
if (IS_P3P_TYPE(ha))
qla82xx_poll(0, rsp);
else
ha->isp_ops->intr_handler(0, rsp);
local_irq_restore(flags);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
andrew vasquez | andrew vasquez | 17 | 27.87% | 3 | 42.86% |
james bottomley | james bottomley | 16 | 26.23% | 1 | 14.29% |
giridhar malavali | giridhar malavali | 14 | 22.95% | 1 | 14.29% |
anirban chakraborty | anirban chakraborty | 13 | 21.31% | 1 | 14.29% |
atul deshmukh | atul deshmukh | 1 | 1.64% | 1 | 14.29% |
| Total | 61 | 100.00% | 7 | 100.00% |
static inline uint8_t *
host_to_fcp_swap(uint8_t *fcp, uint32_t bsize)
{
uint32_t *ifcp = (uint32_t *) fcp;
uint32_t *ofcp = (uint32_t *) fcp;
uint32_t iter = bsize >> 2;
for (; iter ; iter--)
*ofcp++ = swab32(*ifcp++);
return fcp;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
andrew vasquez | andrew vasquez | 64 | 100.00% | 1 | 100.00% |
| Total | 64 | 100.00% | 1 | 100.00% |
static inline void
host_to_adap(uint8_t *src, uint8_t *dst, uint32_t bsize)
{
uint32_t *isrc = (uint32_t *) src;
__le32 *odest = (__le32 *) dst;
uint32_t iter = bsize >> 2;
for ( ; iter--; isrc++)
*odest++ = cpu_to_le32(*isrc);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
giridhar malavali | giridhar malavali | 56 | 87.50% | 1 | 20.00% |
joe carnuccio | joe carnuccio | 3 | 4.69% | 1 | 20.00% |
andrew vasquez | andrew vasquez | 2 | 3.12% | 1 | 20.00% |
saurav kashyap | saurav kashyap | 2 | 3.12% | 1 | 20.00% |
chad dupuis | chad dupuis | 1 | 1.56% | 1 | 20.00% |
| Total | 64 | 100.00% | 5 | 100.00% |
static inline void
qla2x00_set_reserved_loop_ids(struct qla_hw_data *ha)
{
int i;
if (IS_FWI2_CAPABLE(ha))
return;
for (i = 0; i < SNS_FIRST_LOOP_ID; i++)
set_bit(i, ha->loop_id_map);
set_bit(MANAGEMENT_SERVER, ha->loop_id_map);
set_bit(BROADCAST, ha->loop_id_map);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
chad dupuis | chad dupuis | 60 | 95.24% | 1 | 50.00% |
giridhar malavali | giridhar malavali | 3 | 4.76% | 1 | 50.00% |
| Total | 63 | 100.00% | 2 | 100.00% |
static inline int
qla2x00_is_reserved_id(scsi_qla_host_t *vha, uint16_t loop_id)
{
struct qla_hw_data *ha = vha->hw;
if (IS_FWI2_CAPABLE(ha))
return (loop_id > NPH_LAST_HANDLE);
return ((loop_id > ha->max_loop_id && loop_id < SNS_FIRST_LOOP_ID) ||
loop_id == MANAGEMENT_SERVER || loop_id == BROADCAST);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
andrew vasquez | andrew vasquez | 47 | 78.33% | 2 | 50.00% |
anirban chakraborty | anirban chakraborty | 11 | 18.33% | 1 | 25.00% |
chad dupuis | chad dupuis | 2 | 3.33% | 1 | 25.00% |
| Total | 60 | 100.00% | 4 | 100.00% |
static inline void
qla2x00_clear_loop_id(fc_port_t *fcport) {
struct qla_hw_data *ha = fcport->vha->hw;
if (fcport->loop_id == FC_NO_LOOP_ID ||
qla2x00_is_reserved_id(fcport->vha, fcport->loop_id))
return;
clear_bit(fcport->loop_id, ha->loop_id_map);
fcport->loop_id = FC_NO_LOOP_ID;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
chad dupuis | chad dupuis | 56 | 94.92% | 1 | 50.00% |
arun easi | arun easi | 3 | 5.08% | 1 | 50.00% |
| Total | 59 | 100.00% | 2 | 100.00% |
static inline void
qla2x00_clean_dsd_pool(struct qla_hw_data *ha, srb_t *sp,
struct qla_tgt_cmd *tc)
{
struct dsd_dma *dsd_ptr, *tdsd_ptr;
struct crc_context *ctx;
if (sp)
ctx = (struct crc_context *)GET_CMD_CTX_SP(sp);
else if (tc)
ctx = (struct crc_context *)tc->ctx;
else {
BUG();
return;
}
/* clean up allocated prev pool */
list_for_each_entry_safe(dsd_ptr, tdsd_ptr,
&ctx->dsd_list, list) {
dma_pool_free(ha->dl_dma_pool, dsd_ptr->dsd_addr,
dsd_ptr->dsd_list_dma);
list_del(&dsd_ptr->list);
kfree(dsd_ptr);
}
INIT_LIST_HEAD(&ctx->dsd_list);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
arun easi | arun easi | 69 | 56.56% | 1 | 25.00% |
quinn tran | quinn tran | 32 | 26.23% | 1 | 25.00% |
giridhar malavali | giridhar malavali | 18 | 14.75% | 1 | 25.00% |
chad dupuis | chad dupuis | 3 | 2.46% | 1 | 25.00% |
| Total | 122 | 100.00% | 4 | 100.00% |
static inline void
qla2x00_set_fcport_state(fc_port_t *fcport, int state)
{
int old_state;
old_state = atomic_read(&fcport->state);
atomic_set(&fcport->state, state);
/* Don't print state transitions during initial allocation of fcport */
if (old_state && old_state != state) {
ql_dbg(ql_dbg_disc, fcport->vha, 0x207d,
"FCPort state transitioned from %s to %s - "
"portid=%02x%02x%02x.\n",
port_state_str[old_state], port_state_str[state],
fcport->d_id.b.domain, fcport->d_id.b.area,
fcport->d_id.b.al_pa);
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
chad dupuis | chad dupuis | 91 | 94.79% | 1 | 50.00% |
saurav kashyap | saurav kashyap | 5 | 5.21% | 1 | 50.00% |
| Total | 96 | 100.00% | 2 | 100.00% |
static inline int
qla2x00_hba_err_chk_enabled(srb_t *sp)
{
/*
* Uncomment when corresponding SCSI changes are done.
*
if (!sp->cmd->prot_chk)
return 0;
*
*/
switch (scsi_get_prot_op(GET_CMD_SP(sp))) {
case SCSI_PROT_READ_STRIP:
case SCSI_PROT_WRITE_INSERT:
if (ql2xenablehba_err_chk >= 1)
return 1;
break;
case SCSI_PROT_READ_PASS:
case SCSI_PROT_WRITE_PASS:
if (ql2xenablehba_err_chk >= 2)
return 1;
break;
case SCSI_PROT_READ_INSERT:
case SCSI_PROT_WRITE_STRIP:
return 1;
}
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
arun easi | arun easi | 65 | 95.59% | 2 | 66.67% |
giridhar malavali | giridhar malavali | 3 | 4.41% | 1 | 33.33% |
| Total | 68 | 100.00% | 3 | 100.00% |
static inline int
qla2x00_reset_active(scsi_qla_host_t *vha)
{
scsi_qla_host_t *base_vha = pci_get_drvdata(vha->hw->pdev);
/* Test appropriate base-vha and vha flags. */
return test_bit(ISP_ABORT_NEEDED, &base_vha->dpc_flags) ||
test_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags) ||
test_bit(ISP_ABORT_RETRY, &base_vha->dpc_flags) ||
test_bit(ISP_ABORT_NEEDED, &vha->dpc_flags) ||
test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
andrew vasquez | andrew vasquez | 76 | 100.00% | 1 | 100.00% |
| Total | 76 | 100.00% | 1 | 100.00% |
static inline srb_t *
qla2x00_get_sp(scsi_qla_host_t *vha, fc_port_t *fcport, gfp_t flag)
{
srb_t *sp = NULL;
struct qla_hw_data *ha = vha->hw;
uint8_t bail;
QLA_VHA_MARK_BUSY(vha, bail);
if (unlikely(bail))
return NULL;
sp = mempool_alloc(ha->srb_mempool, flag);
if (!sp)
goto done;
memset(sp, 0, sizeof(*sp));
sp->fcport = fcport;
sp->iocbs = 1;
done:
if (!sp)
QLA_VHA_MARK_NOT_BUSY(vha);
return sp;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
giridhar malavali | giridhar malavali | 113 | 100.00% | 1 | 100.00% |
| Total | 113 | 100.00% | 1 | 100.00% |
static inline void
qla2x00_rel_sp(scsi_qla_host_t *vha, srb_t *sp)
{
mempool_free(sp, vha->hw->srb_mempool);
QLA_VHA_MARK_NOT_BUSY(vha);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
chad dupuis | chad dupuis | 28 | 90.32% | 1 | 50.00% |
giridhar malavali | giridhar malavali | 3 | 9.68% | 1 | 50.00% |
| Total | 31 | 100.00% | 2 | 100.00% |
static inline void
qla2x00_init_timer(srb_t *sp, unsigned long tmo)
{
init_timer(&sp->u.iocb_cmd.timer);
sp->u.iocb_cmd.timer.expires = jiffies + tmo * HZ;
sp->u.iocb_cmd.timer.data = (unsigned long)sp;
sp->u.iocb_cmd.timer.function = qla2x00_sp_timeout;
add_timer(&sp->u.iocb_cmd.timer);
sp->free = qla2x00_sp_free;
if ((IS_QLAFX00(sp->fcport->vha->hw)) &&
(sp->type == SRB_FXIOCB_DCMD))
init_completion(&sp->u.iocb_cmd.u.fxiocb.fxiocb_comp);
if (sp->type == SRB_ELS_DCMD)
init_completion(&sp->u.iocb_cmd.u.els_logo.comp);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
giridhar malavali | giridhar malavali | 125 | 82.24% | 2 | 50.00% |
himanshu madhani | himanshu madhani | 24 | 15.79% | 1 | 25.00% |
chad dupuis | chad dupuis | 3 | 1.97% | 1 | 25.00% |
| Total | 152 | 100.00% | 4 | 100.00% |
static inline int
qla2x00_gid_list_size(struct qla_hw_data *ha)
{
if (IS_QLAFX00(ha))
return sizeof(uint32_t) * 32;
else
return sizeof(struct gid_list_info) * ha->max_fibre_devices;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
chad dupuis | chad dupuis | 23 | 58.97% | 1 | 50.00% |
giridhar malavali | giridhar malavali | 16 | 41.03% | 1 | 50.00% |
| Total | 39 | 100.00% | 2 | 100.00% |
static inline void
qla2x00_handle_mbx_completion(struct qla_hw_data *ha, int status)
{
if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
(status & MBX_INTERRUPT) && ha->flags.mbox_int) {
set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
clear_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags);
complete(&ha->mbx_intr_comp);
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
gurinder shergill | gurinder shergill | 69 | 100.00% | 1 | 100.00% |
| Total | 69 | 100.00% | 1 | 100.00% |
static inline void
qla2x00_set_retry_delay_timestamp(fc_port_t *fcport, uint16_t retry_delay)
{
if (retry_delay)
fcport->retry_delay_timestamp = jiffies +
(retry_delay * HZ / 10);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
chad dupuis | chad dupuis | 32 | 100.00% | 1 | 100.00% |
| Total | 32 | 100.00% | 1 | 100.00% |
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
giridhar malavali | giridhar malavali | 407 | 31.65% | 3 | 10.34% |
chad dupuis | chad dupuis | 299 | 23.25% | 5 | 17.24% |
andrew vasquez | andrew vasquez | 206 | 16.02% | 7 | 24.14% |
arun easi | arun easi | 137 | 10.65% | 3 | 10.34% |
james bottomley | james bottomley | 72 | 5.60% | 1 | 3.45% |
gurinder shergill | gurinder shergill | 69 | 5.37% | 1 | 3.45% |
quinn tran | quinn tran | 35 | 2.72% | 1 | 3.45% |
himanshu madhani | himanshu madhani | 24 | 1.87% | 1 | 3.45% |
anirban chakraborty | anirban chakraborty | 24 | 1.87% | 1 | 3.45% |
saurav kashyap | saurav kashyap | 7 | 0.54% | 2 | 6.90% |
joe carnuccio | joe carnuccio | 3 | 0.23% | 1 | 3.45% |
atul deshmukh | atul deshmukh | 1 | 0.08% | 1 | 3.45% |
christoph hellwig | christoph hellwig | 1 | 0.08% | 1 | 3.45% |
armen baloyan | armen baloyan | 1 | 0.08% | 1 | 3.45% |
| Total | 1286 | 100.00% | 29 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.