/* * Copyright (C) 2011 Marvell International Ltd. All rights reserved. * * This program is free software; you can redistribute it and/or modify it * under the terms of the GNU General Public License as published by the * Free Software Foundation; either version 2 of the License, or (at your * option) any later version. */ #ifndef __MV_USB_OTG_CONTROLLER__ #define __MV_USB_OTG_CONTROLLER__ #include <linux/types.h> /* Command Register Bit Masks */ #define USBCMD_RUN_STOP (0x00000001) #define USBCMD_CTRL_RESET (0x00000002) /* otgsc Register Bit Masks */ #define OTGSC_CTRL_VUSB_DISCHARGE 0x00000001 #define OTGSC_CTRL_VUSB_CHARGE 0x00000002 #define OTGSC_CTRL_OTG_TERM 0x00000008 #define OTGSC_CTRL_DATA_PULSING 0x00000010 #define OTGSC_STS_USB_ID 0x00000100 #define OTGSC_STS_A_VBUS_VALID 0x00000200 #define OTGSC_STS_A_SESSION_VALID 0x00000400 #define OTGSC_STS_B_SESSION_VALID 0x00000800 #define OTGSC_STS_B_SESSION_END 0x00001000 #define OTGSC_STS_1MS_TOGGLE 0x00002000 #define OTGSC_STS_DATA_PULSING 0x00004000 #define OTGSC_INTSTS_USB_ID 0x00010000 #define OTGSC_INTSTS_A_VBUS_VALID 0x00020000 #define OTGSC_INTSTS_A_SESSION_VALID 0x00040000 #define OTGSC_INTSTS_B_SESSION_VALID 0x00080000 #define OTGSC_INTSTS_B_SESSION_END 0x00100000 #define OTGSC_INTSTS_1MS 0x00200000 #define OTGSC_INTSTS_DATA_PULSING 0x00400000 #define OTGSC_INTR_USB_ID 0x01000000 #define OTGSC_INTR_A_VBUS_VALID 0x02000000 #define OTGSC_INTR_A_SESSION_VALID 0x04000000 #define OTGSC_INTR_B_SESSION_VALID 0x08000000 #define OTGSC_INTR_B_SESSION_END 0x10000000 #define OTGSC_INTR_1MS_TIMER 0x20000000 #define OTGSC_INTR_DATA_PULSING 0x40000000 #define CAPLENGTH_MASK (0xff) /* Timer's interval, unit 10ms */ #define T_A_WAIT_VRISE 100 #define T_A_WAIT_BCON 2000 #define T_A_AIDL_BDIS 100 #define T_A_BIDL_ADIS 20 #define T_B_ASE0_BRST 400 #define T_B_SE0_SRP 300 #define T_B_SRP_FAIL 2000 #define T_B_DATA_PLS 10 #define T_B_SRP_INIT 100 #define T_A_SRP_RSPNS 10 #define T_A_DRV_RSM 5 enum otg_function { OTG_B_DEVICE = 0, OTG_A_DEVICE }; enum mv_otg_timer { A_WAIT_BCON_TIMER = 0, OTG_TIMER_NUM }; /* PXA OTG state machine */ struct mv_otg_ctrl { /* internal variables */ u8 a_set_b_hnp_en; /* A-Device set b_hnp_en */ u8 b_srp_done; u8 b_hnp_en; /* OTG inputs */ u8 a_bus_drop; u8 a_bus_req; u8 a_clr_err; u8 a_bus_resume; u8 a_bus_suspend; u8 a_conn; u8 a_sess_vld; u8 a_srp_det; u8 a_vbus_vld; u8 b_bus_req; /* B-Device Require Bus */ u8 b_bus_resume; u8 b_bus_suspend; u8 b_conn; u8 b_se0_srp; u8 b_sess_end; u8 b_sess_vld; u8 id; u8 a_suspend_req; /*Timer event */ u8 a_aidl_bdis_timeout; u8 b_ase0_brst_timeout; u8 a_bidl_adis_timeout; u8 a_wait_bcon_timeout; struct timer_list timer[OTG_TIMER_NUM]; }; #define VUSBHS_MAX_PORTS 8 struct mv_otg_regs { u32 usbcmd; /* Command register */ u32 usbsts; /* Status register */ u32 usbintr; /* Interrupt enable */ u32 frindex; /* Frame index */ u32 reserved1[1]; u32 deviceaddr; /* Device Address */ u32 eplistaddr; /* Endpoint List Address */ u32 ttctrl; /* HOST TT status and control */ u32 burstsize; /* Programmable Burst Size */ u32 txfilltuning; /* Host Transmit Pre-Buffer Packet Tuning */ u32 reserved[4]; u32 epnak; /* Endpoint NAK */ u32 epnaken; /* Endpoint NAK Enable */ u32 configflag; /* Configured Flag register */ u32 portsc[VUSBHS_MAX_PORTS]; /* Port Status/Control x, x = 1..8 */ u32 otgsc; u32 usbmode; /* USB Host/Device mode */ u32 epsetupstat; /* Endpoint Setup Status */ u32 epprime; /* Endpoint Initialize */ u32 epflush; /* Endpoint De-initialize */ u32 epstatus; /* Endpoint Status */ u32 epcomplete; /* Endpoint Interrupt On Complete */ u32 epctrlx[16]; /* Endpoint Control, where x = 0.. 15 */ u32 mcr; /* Mux Control */ u32 isr; /* Interrupt Status */ u32 ier; /* Interrupt Enable */ }; struct mv_otg { struct usb_phy phy; struct mv_otg_ctrl otg_ctrl; /* base address */ void __iomem *phy_regs; void __iomem *cap_regs; struct mv_otg_regs __iomem *op_regs; struct platform_device *pdev; int irq; u32 irq_status; u32 irq_en; struct delayed_work work; struct workqueue_struct *qwork; spinlock_t wq_lock; struct mv_usb_platform_data *pdata; unsigned int active; unsigned int clock_gating; struct clk *clk; }; #endifOverall Contributors
| Person | Tokens | Prop | Commits | CommitProp | |
| neil zhang | neil zhang | 478 | 99.58% | 1 | 33.33% |
| heikki krogerus | heikki krogerus | 2 | 0.42% | 2 | 66.67% |
| Total | 480 | 100.00% | 3 | 100.00% |