Release 4.7 drivers/watchdog/mpc8xxx_wdt.c

/*
 * mpc8xxx_wdt.c - MPC8xx/MPC83xx/MPC86xx watchdog userspace interface
 *
 * Authors: Dave Updegraff <dave@cray.org>
 *          Kumar Gala <galak@kernel.crashing.org>
 *              Attribution: from 83xx_wst: Florian Schirmer <jolt@tuxbox.org>
 *                              ..and from sc520_wdt
 * Copyright (c) 2008  MontaVista Software, Inc.
 *                     Anton Vorontsov <avorontsov@ru.mvista.com>
 *
 * Note: it appears that you can only actually ENABLE or DISABLE the thing
 * once after POR. Once enabled, you cannot disable, and vice versa.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */


#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

#include <linux/fs.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/timer.h>
#include <linux/miscdevice.h>
#include <linux/of_address.h>
#include <linux/of_platform.h>
#include <linux/module.h>
#include <linux/watchdog.h>
#include <linux/io.h>
#include <linux/uaccess.h>
#include <sysdev/fsl_soc.h>


struct mpc8xxx_wdt {
	
__be32 res0;
	
__be32 swcrr; /* System watchdog control register */

#define SWCRR_SWTC 0xFFFF0000 /* Software Watchdog Time Count. */

#define SWCRR_SWEN 0x00000004 /* Watchdog Enable bit. */

#define SWCRR_SWRI 0x00000002 /* Software Watchdog Reset/Interrupt Select bit.*/

#define SWCRR_SWPR 0x00000001 /* Software Watchdog Counter Prescale bit. */
	
__be32 swcnr; /* System watchdog count register */
	
u8 res1[2];
	
__be16 swsrr; /* System watchdog service register */
	
u8 res2[0xF0];
};


struct mpc8xxx_wdt_type {
	
int prescaler;
	
bool hw_enabled;
};


struct mpc8xxx_wdt_ddata {
	
struct mpc8xxx_wdt __iomem *base;
	
struct watchdog_device wdd;
	
struct timer_list timer;
	
spinlock_t lock;
};


static u16 timeout = 0xffff;
module_param(timeout, ushort, 0);
MODULE_PARM_DESC(timeout,
	"Watchdog timeout in ticks. (0<timeout<65536, default=65535)");


static bool reset = 1;
module_param(reset, bool, 0);
MODULE_PARM_DESC(reset,
	"Watchdog Interrupt/Reset Mode. 0 = interrupt, 1 = reset");


static bool nowayout = WATCHDOG_NOWAYOUT;
module_param(nowayout, bool, 0);
MODULE_PARM_DESC(nowayout, "Watchdog cannot be stopped once started "
		 "(default=" __MODULE_STRING(WATCHDOG_NOWAYOUT) ")");



static void mpc8xxx_wdt_keepalive(struct mpc8xxx_wdt_ddata *ddata)
{
	/* Ping the WDT */
	spin_lock(&ddata->lock);
	out_be16(&ddata->base->swsrr, 0x556c);
	out_be16(&ddata->base->swsrr, 0xaa39);
	spin_unlock(&ddata->lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
kumar gala
kumar gala
35
67.31%
1
33.33%
uwe kleine-koenig
uwe kleine-koenig
16
30.77%
1
33.33%
anton vorontsov
anton vorontsov
1
1.92%
1
33.33%
Total
52
100.00%
3
100.00%



static void mpc8xxx_wdt_timer_ping(unsigned long arg)
{
	struct mpc8xxx_wdt_ddata *ddata = (void *)arg;

	mpc8xxx_wdt_keepalive(ddata);
	/* We're pinging it twice faster than needed, just to be sure. */
	mod_timer(&ddata->timer, jiffies + HZ * ddata->wdd.timeout / 2);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
anton vorontsov
anton vorontsov
25
53.19%
2
50.00%
uwe kleine-koenig
uwe kleine-koenig
12
25.53%
1
25.00%
christophe leroy
christophe leroy
10
21.28%
1
25.00%
Total
47
100.00%
4
100.00%



static int mpc8xxx_wdt_start(struct watchdog_device *w)
{
	struct mpc8xxx_wdt_ddata *ddata =
		container_of(w, struct mpc8xxx_wdt_ddata, wdd);

	u32 tmp = SWCRR_SWEN | SWCRR_SWPR;

	/* Good, fire up the show */
	if (reset)
		tmp |= SWCRR_SWRI;

	tmp |= timeout << 16;

	out_be32(&ddata->base->swcrr, tmp);

	del_timer_sync(&ddata->timer);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
kumar gala
kumar gala
39
54.93%
1
20.00%
uwe kleine-koenig
uwe kleine-koenig
23
32.39%
2
40.00%
anton vorontsov
anton vorontsov
5
7.04%
1
20.00%
christophe leroy
christophe leroy
4
5.63%
1
20.00%
Total
71
100.00%
5
100.00%



static int mpc8xxx_wdt_ping(struct watchdog_device *w)
{
	struct mpc8xxx_wdt_ddata *ddata =
		container_of(w, struct mpc8xxx_wdt_ddata, wdd);

	mpc8xxx_wdt_keepalive(ddata);
	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
uwe kleine-koenig
uwe kleine-koenig
18
52.94%
1
33.33%
kumar gala
kumar gala
12
35.29%
1
33.33%
christophe leroy
christophe leroy
4
11.76%
1
33.33%
Total
34
100.00%
3
100.00%



static int mpc8xxx_wdt_stop(struct watchdog_device *w)
{
	struct mpc8xxx_wdt_ddata *ddata =
		container_of(w, struct mpc8xxx_wdt_ddata, wdd);

	mod_timer(&ddata->timer, jiffies);
	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
uwe kleine-koenig
uwe kleine-koenig
18
46.15%
1
33.33%
christophe leroy
christophe leroy
15
38.46%
1
33.33%
kumar gala
kumar gala
6
15.38%
1
33.33%
Total
39
100.00%
3
100.00%


static struct watchdog_info mpc8xxx_wdt_info = {
	.options = WDIOF_KEEPALIVEPING,
	.firmware_version = 1,
	.identity = "MPC8xxx",
};


static struct watchdog_ops mpc8xxx_wdt_ops = {
	.owner = THIS_MODULE,
	.start = mpc8xxx_wdt_start,
	.ping = mpc8xxx_wdt_ping,
	.stop = mpc8xxx_wdt_stop,
};



static int mpc8xxx_wdt_probe(struct platform_device *ofdev)
{
	int ret;
	struct resource *res;
	const struct mpc8xxx_wdt_type *wdt_type;
	struct mpc8xxx_wdt_ddata *ddata;
	u32 freq = fsl_get_sys_freq();
	bool enabled;
	unsigned int timeout_sec;

	wdt_type = of_device_get_match_data(&ofdev->dev);
	if (!wdt_type)
		return -EINVAL;

	if (!freq || freq == -1)
		return -EINVAL;

	ddata = devm_kzalloc(&ofdev->dev, sizeof(*ddata), GFP_KERNEL);
	if (!ddata)
		return -ENOMEM;

	res = platform_get_resource(ofdev, IORESOURCE_MEM, 0);
	ddata->base = devm_ioremap_resource(&ofdev->dev, res);
	if (IS_ERR(ddata->base))
		return PTR_ERR(ddata->base);

	enabled = in_be32(&ddata->base->swcrr) & SWCRR_SWEN;
	if (!enabled && wdt_type->hw_enabled) {
		pr_info("could not be enabled in software\n");
		return -ENODEV;
	}

	spin_lock_init(&ddata->lock);
	setup_timer(&ddata->timer, mpc8xxx_wdt_timer_ping,
		    (unsigned long)ddata);

	ddata->wdd.info = &mpc8xxx_wdt_info,
	ddata->wdd.ops = &mpc8xxx_wdt_ops,

	/* Calculate the timeout in seconds */
	timeout_sec = (timeout * wdt_type->prescaler) / freq;

	ddata->wdd.timeout = timeout_sec;

	watchdog_set_nowayout(&ddata->wdd, nowayout);

	ret = watchdog_register_device(&ddata->wdd);
	if (ret) {
		pr_err("cannot register watchdog device (err=%d)\n", ret);
		return ret;
	}

	pr_info("WDT driver for MPC8xxx initialized. mode:%s timeout=%d (%d seconds)\n",
		reset ? "reset" : "interrupt", timeout, timeout_sec);

	/*
         * If the watchdog was previously enabled or we're running on
         * MPC8xxx, we should ping the wdt from the kernel until the
         * userspace handles it.
         */
	if (enabled)
		mod_timer(&ddata->timer, jiffies);

	platform_set_drvdata(ofdev, ddata);
	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
uwe kleine-koenig
uwe kleine-koenig
158
49.69%
5
31.25%
anton vorontsov
anton vorontsov
76
23.90%
4
25.00%
kumar gala
kumar gala
48
15.09%
1
6.25%
grant likely
grant likely
20
6.29%
3
18.75%
christophe leroy
christophe leroy
13
4.09%
1
6.25%
joe perches
joe perches
2
0.63%
1
6.25%
arnd bergmann
arnd bergmann
1
0.31%
1
6.25%
Total
318
100.00%
16
100.00%



static int mpc8xxx_wdt_remove(struct platform_device *ofdev)
{
	struct mpc8xxx_wdt_ddata *ddata = platform_get_drvdata(ofdev);

	pr_crit("Watchdog removed, expect the %s soon!\n",
		reset ? "reset" : "machine check exception");
	del_timer_sync(&ddata->timer);
	watchdog_unregister_device(&ddata->wdd);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
uwe kleine-koenig
uwe kleine-koenig
16
31.37%
1
14.29%
kumar gala
kumar gala
15
29.41%
1
14.29%
anton vorontsov
anton vorontsov
10
19.61%
3
42.86%
christophe leroy
christophe leroy
9
17.65%
1
14.29%
grant likely
grant likely
1
1.96%
1
14.29%
Total
51
100.00%
7
100.00%


static const struct of_device_id mpc8xxx_wdt_match[] = {
	{
		.compatible = "mpc83xx_wdt",
		.data = &(struct mpc8xxx_wdt_type) {
			.prescaler = 0x10000,
                },
        },
	{
		.compatible = "fsl,mpc8610-wdt",
		.data = &(struct mpc8xxx_wdt_type) {
			.prescaler = 0x10000,
			.hw_enabled = true,
                },
        },
	{
		.compatible = "fsl,mpc823-wdt",
		.data = &(struct mpc8xxx_wdt_type) {
			.prescaler = 0x800,
			.hw_enabled = true,
                },
        },
	{},
};
MODULE_DEVICE_TABLE(of, mpc8xxx_wdt_match);


static struct platform_driver mpc8xxx_wdt_driver = {
	.probe		= mpc8xxx_wdt_probe,
	.remove		= mpc8xxx_wdt_remove,
	.driver = {
		.name = "mpc8xxx_wdt",
		.of_match_table = mpc8xxx_wdt_match,
        },
};



static int __init mpc8xxx_wdt_init(void)
{
	return platform_driver_register(&mpc8xxx_wdt_driver);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
kumar gala
kumar gala
13
81.25%
1
33.33%
anton vorontsov
anton vorontsov
2
12.50%
1
33.33%
grant likely
grant likely
1
6.25%
1
33.33%
Total
16
100.00%
3
100.00%


arch_initcall(mpc8xxx_wdt_init);



static void __exit mpc8xxx_wdt_exit(void)
{
	platform_driver_unregister(&mpc8xxx_wdt_driver);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
kumar gala
kumar gala
12
80.00%
1
33.33%
anton vorontsov
anton vorontsov
2
13.33%
1
33.33%
grant likely
grant likely
1
6.67%
1
33.33%
Total
15
100.00%
3
100.00%


module_exit(mpc8xxx_wdt_exit);

MODULE_AUTHOR("Dave Updegraff, Kumar Gala");
MODULE_DESCRIPTION("Driver for watchdog timer in MPC8xx/MPC83xx/MPC86xx "
		   "uProcessors");
MODULE_LICENSE("GPL");
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
kumar gala
kumar gala
379
36.27%
1
3.70%
uwe kleine-koenig
uwe kleine-koenig
278
26.60%
6
22.22%
anton vorontsov
anton vorontsov
269
25.74%
5
18.52%
christophe leroy
christophe leroy
70
6.70%
2
7.41%
grant likely
grant likely
27
2.58%
4
14.81%
joe perches
joe perches
9
0.86%
1
3.70%
wim van sebroeck
wim van sebroeck
3
0.29%
2
7.41%
rob herring
rob herring
3
0.29%
1
3.70%
kay sievers
kay sievers
2
0.19%
1
3.70%
alan cox
alan cox
2
0.19%
1
3.70%
rusty russell
rusty russell
1
0.10%
1
3.70%
randy dunlap
randy dunlap
1
0.10%
1
3.70%
arnd bergmann
arnd bergmann
1
0.10%
1
3.70%
Total
1045
100.00%
27
100.00%
  
Directory: drivers/watchdog

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.