cregit-Linux how code gets into the kernel

Release 4.7 sound/pci/hda/hda_intel.c

Directory: sound/pci/hda
/*
 *
 *  hda_intel.c - Implementation of primary alsa driver code base
 *                for Intel HD Audio.
 *
 *  Copyright(c) 2004 Intel Corporation. All rights reserved.
 *
 *  Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
 *                     PeiSen Hou <pshou@realtek.com.tw>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License as published by the Free
 *  Software Foundation; either version 2 of the License, or (at your option)
 *  any later version.
 *
 *  This program is distributed in the hope that it will be useful, but WITHOUT
 *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 *  more details.
 *
 *  You should have received a copy of the GNU General Public License along with
 *  this program; if not, write to the Free Software Foundation, Inc., 59
 *  Temple Place - Suite 330, Boston, MA  02111-1307, USA.
 *
 *  CONTACTS:
 *
 *  Matt Jared          matt.jared@intel.com
 *  Andy Kopp           andy.kopp@intel.com
 *  Dan Kogan           dan.d.kogan@intel.com
 *
 *  CHANGES:
 *
 *  2004.12.01  Major rewrite by tiwai, merged the work of pshou
 * 
 */

#include <linux/delay.h>
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/dma-mapping.h>
#include <linux/moduleparam.h>
#include <linux/init.h>
#include <linux/slab.h>
#include <linux/pci.h>
#include <linux/mutex.h>
#include <linux/io.h>
#include <linux/pm_runtime.h>
#include <linux/clocksource.h>
#include <linux/time.h>
#include <linux/completion.h>

#ifdef CONFIG_X86
/* for snoop control */
#include <asm/pgtable.h>
#include <asm/cacheflush.h>
#endif
#include <sound/core.h>
#include <sound/initval.h>
#include <sound/hdaudio.h>
#include <sound/hda_i915.h>
#include <linux/vgaarb.h>
#include <linux/vga_switcheroo.h>
#include <linux/firmware.h>
#include "hda_codec.h"
#include "hda_controller.h"
#include "hda_intel.h"


#define CREATE_TRACE_POINTS
#include "hda_intel_trace.h"

/* position fix mode */
enum {
	
POS_FIX_AUTO,
	
POS_FIX_LPIB,
	
POS_FIX_POSBUF,
	
POS_FIX_VIACOMBO,
	
POS_FIX_COMBO,
};

/* Defines for ATI HD Audio support in SB450 south bridge */

#define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR   0x42

#define ATI_SB450_HDAUDIO_ENABLE_SNOOP      0x02

/* Defines for Nvidia HDA support */

#define NVIDIA_HDA_TRANSREG_ADDR      0x4e

#define NVIDIA_HDA_ENABLE_COHBITS     0x0f

#define NVIDIA_HDA_ISTRM_COH          0x4d

#define NVIDIA_HDA_OSTRM_COH          0x4c

#define NVIDIA_HDA_ENABLE_COHBIT      0x01

/* Defines for Intel SCH HDA snoop control */

#define INTEL_HDA_CGCTL	 0x48

#define INTEL_HDA_CGCTL_MISCBDCGE        (0x1 << 6)

#define INTEL_SCH_HDA_DEVC      0x78

#define INTEL_SCH_HDA_DEVC_NOSNOOP       (0x1<<11)

/* Define IN stream 0 FIFO size offset in VIA controller */

#define VIA_IN_STREAM0_FIFO_SIZE_OFFSET	0x90
/* Define VIA HD Audio Device ID*/

#define VIA_HDAC_DEVICE_ID		0x3288

/* max number of SDs */
/* ICH, ATI and VIA have 4 playback and 4 capture */

#define ICH6_NUM_CAPTURE	4

#define ICH6_NUM_PLAYBACK	4

/* ULI has 6 playback and 5 capture */

#define ULI_NUM_CAPTURE		5

#define ULI_NUM_PLAYBACK	6

/* ATI HDMI may have up to 8 playbacks and 0 capture */

#define ATIHDMI_NUM_CAPTURE	0

#define ATIHDMI_NUM_PLAYBACK	8

/* TERA has 4 playback and 3 capture */

#define TERA_NUM_CAPTURE	3

#define TERA_NUM_PLAYBACK	4



static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;

static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;

static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;

static char *model[SNDRV_CARDS];

static int position_fix[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};

static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};

static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};

static int probe_only[SNDRV_CARDS];

static int jackpoll_ms[SNDRV_CARDS];

static bool single_cmd;

static int enable_msi = -1;
#ifdef CONFIG_SND_HDA_PATCH_LOADER

static char *patch[SNDRV_CARDS];
#endif
#ifdef CONFIG_SND_HDA_INPUT_BEEP

static bool beep_mode[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] =
					CONFIG_SND_HDA_INPUT_BEEP_MODE};
#endif

module_param_array(index, int, NULL, 0444);
MODULE_PARM_DESC(index, "Index value for Intel HD audio interface.");
module_param_array(id, charp, NULL, 0444);
MODULE_PARM_DESC(id, "ID string for Intel HD audio interface.");
module_param_array(enable, bool, NULL, 0444);
MODULE_PARM_DESC(enable, "Enable Intel HD audio interface.");
module_param_array(model, charp, NULL, 0444);
MODULE_PARM_DESC(model, "Use the given board model.");
module_param_array(position_fix, int, NULL, 0444);
MODULE_PARM_DESC(position_fix, "DMA pointer read method."
		 "(-1 = system default, 0 = auto, 1 = LPIB, 2 = POSBUF, 3 = VIACOMBO, 4 = COMBO).");
module_param_array(bdl_pos_adj, int, NULL, 0644);
MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset.");
module_param_array(probe_mask, int, NULL, 0444);
MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1).");
module_param_array(probe_only, int, NULL, 0444);
MODULE_PARM_DESC(probe_only, "Only probing and no codec initialization.");
module_param_array(jackpoll_ms, int, NULL, 0444);
MODULE_PARM_DESC(jackpoll_ms, "Ms between polling for jack events (default = 0, using unsol events only)");
module_param(single_cmd, bool, 0444);
MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs "
		 "(for debugging only).");
module_param(enable_msi, bint, 0444);
MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)");
#ifdef CONFIG_SND_HDA_PATCH_LOADER
module_param_array(patch, charp, NULL, 0444);
MODULE_PARM_DESC(patch, "Patch file for Intel HD audio interface.");
#endif
#ifdef CONFIG_SND_HDA_INPUT_BEEP
module_param_array(beep_mode, bool, NULL, 0444);
MODULE_PARM_DESC(beep_mode, "Select HDA Beep registration mode "
			    "(0=off, 1=on) (default=1).");
#endif

#ifdef CONFIG_PM
static int param_set_xint(const char *val, const struct kernel_param *kp);

static const struct kernel_param_ops param_ops_xint = {
	.set = param_set_xint,
	.get = param_get_int,
};

#define param_check_xint param_check_int


static int power_save = CONFIG_SND_HDA_POWER_SAVE_DEFAULT;
module_param(power_save, xint, 0644);
MODULE_PARM_DESC(power_save, "Automatic power-saving timeout "
		 "(in second, 0 = disable).");

/* reset the HD-audio controller in power save mode.
 * this may give more power-saving, but will take longer time to
 * wake up.
 */

static bool power_save_controller = 1;
module_param(power_save_controller, bool, 0644);
MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode.");
#else

#define power_save	0
#endif /* CONFIG_PM */


static int align_buffer_size = -1;
module_param(align_buffer_size, bint, 0644);
MODULE_PARM_DESC(align_buffer_size,
		"Force buffer and period sizes to be multiple of 128 bytes.");

#ifdef CONFIG_X86

static int hda_snoop = -1;
module_param_named(snoop, hda_snoop, bint, 0444);
MODULE_PARM_DESC(snoop, "Enable/disable snooping");
#else

#define hda_snoop		true
#endif


MODULE_LICENSE("GPL");
MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
			 "{Intel, ICH6M},"
			 "{Intel, ICH7},"
			 "{Intel, ESB2},"
			 "{Intel, ICH8},"
			 "{Intel, ICH9},"
			 "{Intel, ICH10},"
			 "{Intel, PCH},"
			 "{Intel, CPT},"
			 "{Intel, PPT},"
			 "{Intel, LPT},"
			 "{Intel, LPT_LP},"
			 "{Intel, WPT_LP},"
			 "{Intel, SPT},"
			 "{Intel, SPT_LP},"
			 "{Intel, HPT},"
			 "{Intel, PBG},"
			 "{Intel, SCH},"
			 "{ATI, SB450},"
			 "{ATI, SB600},"
			 "{ATI, RS600},"
			 "{ATI, RS690},"
			 "{ATI, RS780},"
			 "{ATI, R600},"
			 "{ATI, RV630},"
			 "{ATI, RV610},"
			 "{ATI, RV670},"
			 "{ATI, RV635},"
			 "{ATI, RV620},"
			 "{ATI, RV770},"
			 "{VIA, VT8251},"
			 "{VIA, VT8237A},"
			 "{SiS, SIS966},"
			 "{ULI, M5461}}");
MODULE_DESCRIPTION("Intel HDA driver");

#if defined(CONFIG_PM) && defined(CONFIG_VGA_SWITCHEROO)
#if IS_ENABLED(CONFIG_SND_HDA_CODEC_HDMI)

#define SUPPORT_VGA_SWITCHEROO
#endif
#endif


/*
 */

/* driver types */
enum {
	
AZX_DRIVER_ICH,
	
AZX_DRIVER_PCH,
	
AZX_DRIVER_SCH,
	
AZX_DRIVER_HDMI,
	
AZX_DRIVER_ATI,
	
AZX_DRIVER_ATIHDMI,
	
AZX_DRIVER_ATIHDMI_NS,
	
AZX_DRIVER_VIA,
	
AZX_DRIVER_SIS,
	
AZX_DRIVER_ULI,
	
AZX_DRIVER_NVIDIA,
	
AZX_DRIVER_TERA,
	
AZX_DRIVER_CTX,
	
AZX_DRIVER_CTHDA,
	
AZX_DRIVER_CMEDIA,
	
AZX_DRIVER_GENERIC,
	
AZX_NUM_DRIVERS, /* keep this as last entry */
};


#define azx_get_snoop_type(chip) \
	(((chip)->driver_caps & AZX_DCAPS_SNOOP_MASK) >> 10)

#define AZX_DCAPS_SNOOP_TYPE(type) ((AZX_SNOOP_TYPE_ ## type) << 10)

/* quirks for old Intel chipsets */

#define AZX_DCAPS_INTEL_ICH \
	(AZX_DCAPS_OLD_SSYNC | AZX_DCAPS_NO_ALIGN_BUFSIZE)

/* quirks for Intel PCH */

#define AZX_DCAPS_INTEL_PCH_BASE \
	(AZX_DCAPS_NO_ALIGN_BUFSIZE | AZX_DCAPS_COUNT_LPIB_DELAY |\
         AZX_DCAPS_SNOOP_TYPE(SCH))

/* PCH up to IVB; no runtime PM */

#define AZX_DCAPS_INTEL_PCH_NOPM \
	(AZX_DCAPS_INTEL_PCH_BASE)

/* PCH for HSW/BDW; with runtime PM */

#define AZX_DCAPS_INTEL_PCH \
	(AZX_DCAPS_INTEL_PCH_BASE | AZX_DCAPS_PM_RUNTIME)

/* HSW HDMI */

#define AZX_DCAPS_INTEL_HASWELL \
	(/*AZX_DCAPS_ALIGN_BUFSIZE |*/ AZX_DCAPS_COUNT_LPIB_DELAY |\
         AZX_DCAPS_PM_RUNTIME | AZX_DCAPS_I915_POWERWELL |\
         AZX_DCAPS_SNOOP_TYPE(SCH))

/* Broadwell HDMI can't use position buffer reliably, force to use LPIB */

#define AZX_DCAPS_INTEL_BROADWELL \
	(/*AZX_DCAPS_ALIGN_BUFSIZE |*/ AZX_DCAPS_POSFIX_LPIB |\
         AZX_DCAPS_PM_RUNTIME | AZX_DCAPS_I915_POWERWELL |\
         AZX_DCAPS_SNOOP_TYPE(SCH))


#define AZX_DCAPS_INTEL_BAYTRAIL \
	(AZX_DCAPS_INTEL_PCH_NOPM | AZX_DCAPS_I915_POWERWELL)


#define AZX_DCAPS_INTEL_BRASWELL \
	(AZX_DCAPS_INTEL_PCH | AZX_DCAPS_I915_POWERWELL)


#define AZX_DCAPS_INTEL_SKYLAKE \
	(AZX_DCAPS_INTEL_PCH | AZX_DCAPS_SEPARATE_STREAM_TAG |\
         AZX_DCAPS_I915_POWERWELL)


#define AZX_DCAPS_INTEL_BROXTON \
	(AZX_DCAPS_INTEL_PCH | AZX_DCAPS_SEPARATE_STREAM_TAG |\
         AZX_DCAPS_I915_POWERWELL)

/* quirks for ATI SB / AMD Hudson */

#define AZX_DCAPS_PRESET_ATI_SB \
	(AZX_DCAPS_NO_TCSEL | AZX_DCAPS_SYNC_WRITE | AZX_DCAPS_POSFIX_LPIB |\
         AZX_DCAPS_SNOOP_TYPE(ATI))

/* quirks for ATI/AMD HDMI */

#define AZX_DCAPS_PRESET_ATI_HDMI \
	(AZX_DCAPS_NO_TCSEL | AZX_DCAPS_SYNC_WRITE | AZX_DCAPS_POSFIX_LPIB|\
         AZX_DCAPS_NO_MSI64)

/* quirks for ATI HDMI with snoop off */

#define AZX_DCAPS_PRESET_ATI_HDMI_NS \
	(AZX_DCAPS_PRESET_ATI_HDMI | AZX_DCAPS_SNOOP_OFF)

/* quirks for Nvidia */

#define AZX_DCAPS_PRESET_NVIDIA \
	(AZX_DCAPS_NO_MSI | /*AZX_DCAPS_ALIGN_BUFSIZE |*/ \
         AZX_DCAPS_NO_64BIT | AZX_DCAPS_CORBRP_SELF_CLEAR |\
         AZX_DCAPS_SNOOP_TYPE(NVIDIA))


#define AZX_DCAPS_PRESET_CTHDA \
	(AZX_DCAPS_NO_MSI | AZX_DCAPS_POSFIX_LPIB |\
         AZX_DCAPS_NO_64BIT |\
         AZX_DCAPS_4K_BDLE_BOUNDARY | AZX_DCAPS_SNOOP_OFF)

/*
 * vga_switcheroo support
 */
#ifdef SUPPORT_VGA_SWITCHEROO

#define use_vga_switcheroo(chip)	((chip)->use_vga_switcheroo)
#else

#define use_vga_switcheroo(chip)	0
#endif


#define CONTROLLER_IN_GPU(pci) (((pci)->device == 0x0a0c) || \
                                        ((pci)->device == 0x0c0c) || \
                                        ((pci)->device == 0x0d0c) || \
                                        ((pci)->device == 0x160c))


#define IS_SKL(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0xa170)

#define IS_SKL_LP(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0x9d70)

#define IS_KBL(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0xa171)

#define IS_KBL_LP(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0x9d71)

#define IS_KBL_H(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0xa2f0)

#define IS_BXT(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0x5a98)

#define IS_SKL_PLUS(pci) (IS_SKL(pci) || IS_SKL_LP(pci) || IS_BXT(pci)) || \
                        IS_KBL(pci) || IS_KBL_LP(pci) || IS_KBL_H(pci)


static char *driver_short_names[] = {
	[AZX_DRIVER_ICH] = "HDA Intel",
	[AZX_DRIVER_PCH] = "HDA Intel PCH",
	[AZX_DRIVER_SCH] = "HDA Intel MID",
	[AZX_DRIVER_HDMI] = "HDA Intel HDMI",
	[AZX_DRIVER_ATI] = "HDA ATI SB",
	[AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI",
	[AZX_DRIVER_ATIHDMI_NS] = "HDA ATI HDMI",
	[AZX_DRIVER_VIA] = "HDA VIA VT82xx",
	[AZX_DRIVER_SIS] = "HDA SIS966",
	[AZX_DRIVER_ULI] = "HDA ULI M5461",
	[AZX_DRIVER_NVIDIA] = "HDA NVidia",
	[AZX_DRIVER_TERA] = "HDA Teradici", 
	[AZX_DRIVER_CTX] = "HDA Creative", 
	[AZX_DRIVER_CTHDA] = "HDA Creative",
	[AZX_DRIVER_CMEDIA] = "HDA C-Media",
	[AZX_DRIVER_GENERIC] = "HD-Audio Generic",
};

#ifdef CONFIG_X86

static void __mark_pages_wc(struct azx *chip, struct snd_dma_buffer *dmab, bool on) { int pages; if (azx_snoop(chip)) return; if (!dmab || !dmab->area || !dmab->bytes) return; #ifdef CONFIG_SND_DMA_SGBUF if (dmab->dev.type == SNDRV_DMA_TYPE_DEV_SG) { struct snd_sg_buf *sgbuf = dmab->private_data; if (chip->driver_type == AZX_DRIVER_CMEDIA) return; /* deal with only CORB/RIRB buffers */ if (on) set_pages_array_wc(sgbuf->page_table, sgbuf->pages); else set_pages_array_wb(sgbuf->page_table, sgbuf->pages); return; } #endif pages = (dmab->bytes + PAGE_SIZE - 1) >> PAGE_SHIFT; if (on) set_memory_wc((unsigned long)dmab->area, pages); else set_memory_wb((unsigned long)dmab->area, pages); }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai155100.00%3100.00%
Total155100.00%3100.00%


static inline void mark_pages_wc(struct azx *chip, struct snd_dma_buffer *buf, bool on) { __mark_pages_wc(chip, buf, on); }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai29100.00%1100.00%
Total29100.00%1100.00%


static inline void mark_runtime_wc(struct azx *chip, struct azx_dev *azx_dev, struct snd_pcm_substream *substream, bool on) { if (azx_dev->wc_marked != on) { __mark_pages_wc(chip, snd_pcm_get_dma_buf(substream), on); azx_dev->wc_marked = on; } }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai53100.00%2100.00%
Total53100.00%2100.00%

#else /* NOP for other archs */
static inline void mark_pages_wc(struct azx *chip, struct snd_dma_buffer *buf, bool on) { }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai19100.00%1100.00%
Total19100.00%1100.00%


static inline void mark_runtime_wc(struct azx *chip, struct azx_dev *azx_dev, struct snd_pcm_substream *substream, bool on) { }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai24100.00%2100.00%
Total24100.00%2100.00%

#endif static int azx_acquire_irq(struct azx *chip, int do_disconnect); /* * initialize the PCI registers */ /* update bits in a PCI register byte */
static void update_pci_byte(struct pci_dev *pci, unsigned int reg, unsigned char mask, unsigned char val) { unsigned char data; pci_read_config_byte(pci, reg, &data); data &= ~mask; data |= (val & mask); pci_write_config_byte(pci, reg, data); }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai4576.27%250.00%
frederick lifrederick li1118.64%125.00%
dylan reiddylan reid35.08%125.00%
Total59100.00%4100.00%


static void azx_init_pci(struct azx *chip) { int snoop_type = azx_get_snoop_type(chip); /* Clear bits 0-2 of PCI register TCSEL (at offset 0x44) * TCSEL == Traffic Class Select Register, which sets PCI express QOS * Ensuring these bits are 0 clears playback static on some HD Audio * codecs. * The PCI register TCSEL is defined in the Intel manuals. */ if (!(chip->driver_caps & AZX_DCAPS_NO_TCSEL)) { dev_dbg(chip->card->dev, "Clearing TCSEL\n"); update_pci_byte(chip->pci, AZX_PCIREG_TCSEL, 0x07, 0); } /* For ATI SB450/600/700/800/900 and AMD Hudson azalia HD audio, * we need to enable snoop. */ if (snoop_type == AZX_SNOOP_TYPE_ATI) { dev_dbg(chip->card->dev, "Setting ATI snoop: %d\n", azx_snoop(chip)); update_pci_byte(chip->pci, ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR, 0x07, azx_snoop(chip) ? ATI_SB450_HDAUDIO_ENABLE_SNOOP : 0); } /* For NVIDIA HDA, enable snoop */ if (snoop_type == AZX_SNOOP_TYPE_NVIDIA) { dev_dbg(chip->card->dev, "Setting Nvidia snoop: %d\n", azx_snoop(chip)); update_pci_byte(chip->pci, NVIDIA_HDA_TRANSREG_ADDR, 0x0f, NVIDIA_HDA_ENABLE_COHBITS); update_pci_byte(chip->pci, NVIDIA_HDA_ISTRM_COH, 0x01, NVIDIA_HDA_ENABLE_COHBIT); update_pci_byte(chip->pci, NVIDIA_HDA_OSTRM_COH, 0x01, NVIDIA_HDA_ENABLE_COHBIT); } /* Enable SCH/PCH snoop if needed */ if (snoop_type == AZX_SNOOP_TYPE_SCH) { unsigned short snoop; pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop); if ((!azx_snoop(chip) && !(snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)) || (azx_snoop(chip) && (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP))) { snoop &= ~INTEL_SCH_HDA_DEVC_NOSNOOP; if (!azx_snoop(chip)) snoop |= INTEL_SCH_HDA_DEVC_NOSNOOP; pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC, snoop); pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop); } dev_dbg(chip->card->dev, "SCH snoop: %s\n", (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) ? "Disabled" : "Enabled"); } }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai21174.30%857.14%
peer chenpeer chen269.15%17.14%
vinod gvinod g186.34%17.14%
daniel j bluemandaniel j blueman124.23%17.14%
frederick lifrederick li82.82%17.14%
adam lackorzynskiadam lackorzynski62.11%17.14%
linus torvaldslinus torvalds31.06%17.14%
Total284100.00%14100.00%

/* * In BXT-P A0, HD-Audio DMA requests is later than expected, * and makes an audio stream sensitive to system latencies when * 24/32 bits are playing. * Adjusting threshold of DMA fifo to force the DMA request * sooner to improve latency tolerance at the expense of power. */
static void bxt_reduce_dma_latency(struct azx *chip) { u32 val; val = azx_readl(chip, SKL_EM4L); val &= (0x3 << 20); azx_writel(chip, SKL_EM4L, val); }

Contributors

PersonTokensPropCommitsCommitProp
han luhan lu40100.00%1100.00%
Total40100.00%1100.00%


static void hda_intel_init_chip(struct azx *chip, bool full_reset) { struct hdac_bus *bus = azx_bus(chip); struct pci_dev *pci = chip->pci; u32 val; if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) snd_hdac_set_codec_wakeup(bus, true); if (IS_SKL_PLUS(pci)) { pci_read_config_dword(pci, INTEL_HDA_CGCTL, &val); val = val & ~INTEL_HDA_CGCTL_MISCBDCGE; pci_write_config_dword(pci, INTEL_HDA_CGCTL, val); } azx_init_chip(chip, full_reset); if (IS_SKL_PLUS(pci)) { pci_read_config_dword(pci, INTEL_HDA_CGCTL, &val); val = val | INTEL_HDA_CGCTL_MISCBDCGE; pci_write_config_dword(pci, INTEL_HDA_CGCTL, val); } if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) snd_hdac_set_codec_wakeup(bus, false); /* reduce dma latency to avoid noise */ if (IS_BXT(pci)) bxt_reduce_dma_latency(chip); }

Contributors

PersonTokensPropCommitsCommitProp
han luhan lu7548.39%240.00%
libin yanglibin yang7045.16%120.00%
mengdong linmengdong lin74.52%120.00%
takashi iwaitakashi iwai31.94%120.00%
Total155100.00%5100.00%

/* calculate runtime delay from LPIB */
static int azx_get_delay_from_lpib(struct azx *chip, struct azx_dev *azx_dev, unsigned int pos) { struct snd_pcm_substream *substream = azx_dev->core.substream; int stream = substream->stream; unsigned int lpib_pos = azx_get_pos_lpib(chip, azx_dev); int delay; if (stream == SNDRV_PCM_STREAM_PLAYBACK) delay = pos - lpib_pos; else delay = lpib_pos - pos; if (delay < 0) { if (delay >= azx_dev->core.delay_negative_threshold) delay = 0; else delay += azx_dev->core.bufsize; } if (delay >= azx_dev->core.period_bytes) { dev_info(chip->card->dev, "Unstable LPIB (%d >= %d); disabling LPIB delay counting\n", delay, azx_dev->core.period_bytes); delay = 0; chip->driver_caps &= ~AZX_DCAPS_COUNT_LPIB_DELAY; chip->get_delay[stream] = NULL; } return bytes_to_frames(substream->runtime, delay); }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai163100.00%2100.00%
Total163100.00%2100.00%

static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev); /* called from IRQ */
static int azx_position_check(struct azx *chip, struct azx_dev *azx_dev) { struct hda_intel *hda = container_of(chip, struct hda_intel, chip); int ok; ok = azx_position_ok(chip, azx_dev); if (ok == 1) { azx_dev->irq_pending = 0; return ok; } else if (ok == 0) { /* bogus IRQ, process it later */ azx_dev->irq_pending = 1; schedule_work(&hda->irq_pending_work); } return 0; }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid6574.71%233.33%
takashi iwaitakashi iwai2225.29%466.67%
Total87100.00%6100.00%

/* Enable/disable i915 display power for the link */
static int azx_intel_link_power(struct azx *chip, bool enable) { struct hdac_bus *bus = azx_bus(chip); return snd_hdac_display_power(bus, enable); }

Contributors

PersonTokensPropCommitsCommitProp
mengdong linmengdong lin32100.00%2100.00%
Total32100.00%2100.00%

/* * Check whether the current DMA position is acceptable for updating * periods. Returns non-zero if it's OK. * * Many HD-audio controllers appear pretty inaccurate about * the update-IRQ timing. The IRQ is issued before actually the * data is processed. So, we need to process it afterwords in a * workqueue. */
static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev) { struct snd_pcm_substream *substream = azx_dev->core.substream; int stream = substream->stream; u32 wallclk; unsigned int pos; wallclk = azx_readl(chip, WALLCLK) - azx_dev->core.start_wallclk; if (wallclk < (azx_dev->core.period_wallclk * 2) / 3) return -1; /* bogus (too early) interrupt */ if (chip->get_position[stream]) pos = chip->get_position[stream](chip, azx_dev); else { /* use the position buffer as default */ pos = azx_get_pos_posbuf(chip, azx_dev); if (!pos || pos == (u32)-1) { dev_info(chip->card->dev, "Invalid position buffer, using LPIB read method instead.\n"); chip->get_position[stream] = azx_get_pos_lpib; if (chip->get_position[0] == azx_get_pos_lpib && chip->get_position[1] == azx_get_pos_lpib) azx_bus(chip)->use_posbuf = false; pos = azx_get_pos_lpib(chip, azx_dev); chip->get_delay[stream] = NULL; } else { chip->get_position[stream] = azx_get_pos_posbuf; if (chip->driver_caps & AZX_DCAPS_COUNT_LPIB_DELAY) chip->get_delay[stream] = azx_get_delay_from_lpib; } } if (pos >= azx_dev->core.bufsize) pos = 0; if (WARN_ONCE(!azx_dev->core.period_bytes, "hda-intel: zero azx_dev->period_bytes")) return -1; /* this shouldn't happen! */ if (wallclk < (azx_dev->core.period_wallclk * 5) / 4 && pos % azx_dev->core.period_bytes > azx_dev->core.period_bytes / 2) /* NG - it's below the first next period boundary */ return chip->bdl_pos_adj ? 0 : -1; azx_dev->core.start_wallclk += wallclk; return 1; /* OK, it's fine */ }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai20666.03%466.67%
dylan reiddylan reid10533.65%116.67%
jaroslav kyselajaroslav kysela10.32%116.67%
Total312100.00%6100.00%

/* * The work for pending PCM period updates. */
static void azx_irq_pending_work(struct work_struct *work) { struct hda_intel *hda = container_of(work, struct hda_intel, irq_pending_work); struct azx *chip = &hda->chip; struct hdac_bus *bus = azx_bus(chip); struct hdac_stream *s; int pending, ok; if (!hda->irq_pending_warned) { dev_info(chip->card->dev, "IRQ timing workaround is activated for card #%d. Suggest a bigger bdl_pos_adj.\n", chip->card->number); hda->irq_pending_warned = 1; } for (;;) { pending = 0; spin_lock_irq(&bus->reg_lock); list_for_each_entry(s, &bus->stream_list, list) { struct azx_dev *azx_dev = stream_to_azx_dev(s); if (!azx_dev->irq_pending || !s->substream || !s->running) continue; ok = azx_position_ok(chip, azx_dev); if (ok > 0) { azx_dev->irq_pending = 0; spin_unlock(&bus->reg_lock); snd_pcm_period_elapsed(s->substream); spin_lock(&bus->reg_lock); } else if (ok < 0) { pending = 0; /* too early */ } else pending++; } spin_unlock_irq(&bus->reg_lock); if (!pending) return; msleep(1); } }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid11249.12%215.38%
takashi iwaitakashi iwai8235.96%1076.92%
jaroslav kyselajaroslav kysela3414.91%17.69%
Total228100.00%13100.00%

/* clear irq_pending flags and assure no on-going workq */
static void azx_clear_irq_pending(struct azx *chip) { struct hdac_bus *bus = azx_bus(chip); struct hdac_stream *s; spin_lock_irq(&bus->reg_lock); list_for_each_entry(s, &bus->stream_list, list) { struct azx_dev *azx_dev = stream_to_azx_dev(s); azx_dev->irq_pending = 0; } spin_unlock_irq(&bus->reg_lock); }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai4363.24%571.43%
dylan reiddylan reid1927.94%114.29%
jaroslav kyselajaroslav kysela68.82%114.29%
Total68100.00%7100.00%


static int azx_acquire_irq(struct azx *chip, int do_disconnect) { struct hdac_bus *bus = azx_bus(chip); if (request_irq(chip->pci->irq, azx_interrupt, chip->msi ? 0 : IRQF_SHARED, chip->card->irq_descr, chip)) { dev_err(chip->card->dev, "unable to grab IRQ %d, disabling device\n", chip->pci->irq); if (do_disconnect) snd_card_disconnect(chip->card); return -1; } bus->irq = chip->pci->irq; pci_intx(chip->pci, !chip->msi); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai10795.54%583.33%
heiner kallweitheiner kallweit54.46%116.67%
Total112100.00%6100.00%

/* get the current DMA position with correction on VIA chips */
static unsigned int azx_via_get_position(struct azx *chip, struct azx_dev *azx_dev) { unsigned int link_pos, mini_pos, bound_pos; unsigned int mod_link_pos, mod_dma_pos, mod_mini_pos; unsigned int fifo_size; link_pos = snd_hdac_stream_get_pos_lpib(azx_stream(azx_dev)); if (azx_dev->core.substream->stream == SNDRV_PCM_STREAM_PLAYBACK) { /* Playback, no problem using link position */ return link_pos; } /* Capture */ /* For new chipset, * use mod to get the DMA position just like old chipset */ mod_dma_pos = le32_to_cpu(*azx_dev->core.posbuf); mod_dma_pos %= azx_dev->core.period_bytes; /* azx_dev->fifo_size can't get FIFO size of in stream. * Get from base address + offset. */ fifo_size = readw(azx_bus(chip)->remap_addr + VIA_IN_STREAM0_FIFO_SIZE_OFFSET); if (azx_dev->insufficient) { /* Link position never gather than FIFO size */ if (link_pos <= fifo_size) return 0; azx_dev->insufficient = 0; } if (link_pos <= fifo_size) mini_pos = azx_dev->core.bufsize + link_pos - fifo_size; else mini_pos = link_pos - fifo_size; /* Find nearest previous boudary */ mod_mini_pos = mini_pos % azx_dev->core.period_bytes; mod_link_pos = link_pos % azx_dev->core.period_bytes; if (mod_link_pos >= fifo_size) bound_pos = link_pos - mod_link_pos; else if (mod_dma_pos >= mod_mini_pos) bound_pos = mini_pos - mod_mini_pos; else { bound_pos = mini_pos - mod_mini_pos + azx_dev->core.period_bytes; if (bound_pos >= azx_dev->core.bufsize) bound_pos = 0; } /* Calculate real DMA position we want */ return bound_pos + mod_dma_pos; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai232100.00%6100.00%
Total232100.00%6100.00%

#ifdef CONFIG_PM static DEFINE_MUTEX(card_list_lock); static LIST_HEAD(card_list);
static void azx_add_card_list(struct azx *chip) { struct hda_intel *hda = container_of(chip, struct hda_intel, chip); mutex_lock(&card_list_lock); list_add(&hda->list, &card_list); mutex_unlock(&card_list_lock); }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai49100.00%2100.00%
Total49100.00%2100.00%


static void azx_del_card_list(struct azx *chip) { struct hda_intel *hda = container_of(chip, struct hda_intel, chip); mutex_lock(&card_list_lock); list_del_init(&hda->list); mutex_unlock(&card_list_lock); }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai46100.00%2100.00%
Total46100.00%2100.00%

/* trigger power-save check at writing parameter */
static int param_set_xint(const char *val, const struct kernel_param *kp) { struct hda_intel *hda; struct azx *chip; int prev = power_save; int ret = param_set_int(val, kp); if (ret || prev == power_save) return ret; mutex_lock(&card_list_lock); list_for_each_entry(hda, &card_list, list) { chip = &hda->chip; if (!hda->probe_continued || chip->disabled) continue; snd_hda_set_power_save(&chip->bus, power_save * 1000); } mutex_unlock(&card_list_lock); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai109100.00%4100.00%
Total109100.00%4100.00%

#else #define azx_add_card_list(chip) /* NOP */ #define azx_del_card_list(chip) /* NOP */ #endif /* CONFIG_PM */ #if defined(CONFIG_PM_SLEEP) || defined(SUPPORT_VGA_SWITCHEROO) /* * power management */
static int azx_suspend(struct device *dev) { struct snd_card *card = dev_get_drvdata(dev); struct azx *chip; struct hda_intel *hda; struct hdac_bus *bus; if (!card) return 0; chip = card->private_data; hda = container_of(chip, struct hda_intel, chip); if (chip->disabled || hda->init_failed || !chip->running) return 0; bus = azx_bus(chip); snd_power_change_state(card, SNDRV_CTL_POWER_D3hot); azx_clear_irq_pending(chip); azx_stop_chip(chip); azx_enter_link_reset(chip); if (bus->irq >= 0) { free_irq(bus->irq, chip); bus->irq = -1; } if (chip->msi) pci_disable_msi(chip->pci); if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL && hda->need_i915_power) snd_hdac_display_power(bus, false); trace_azx_suspend(chip); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai12370.29%1460.87%
jaroslav kyselajaroslav kysela1810.29%14.35%
wang xingchaowang xingchao126.86%14.35%
mengdong linmengdong lin116.29%417.39%
u. artie eoffu. artie eoff52.86%14.35%
libin yanglibin yang52.86%14.35%
imre deakimre deak10.57%14.35%
Total175100.00%23100.00%


static int azx_resume(struct device *dev) { struct pci_dev *pci = to_pci_dev(dev); struct snd_card *card = dev_get_drvdata(dev); struct azx *chip; struct hda_intel *hda; if (!card) return 0; chip = card->private_data; hda = container_of(chip, struct hda_intel, chip); if (chip->disabled || hda->init_failed || !chip->running) return 0; if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL && hda->need_i915_power) { snd_hdac_display_power(azx_bus(chip), true); snd_hdac_i915_set_bclk(azx_bus(chip)); } if (chip->msi) if (pci_enable_msi(pci) < 0) chip->msi = 0; if (azx_acquire_irq(chip, 1) < 0) return -EIO; azx_init_pci(chip); hda_intel_init_chip(chip, true); snd_power_change_state(card, SNDRV_CTL_POWER_D0); trace_azx_resume(chip); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai12267.78%1252.17%
jaroslav kyselajaroslav kysela1910.56%28.70%
mengdong linmengdong lin147.78%313.04%
wang xingchaowang xingchao126.67%14.35%
libin yanglibin yang52.78%14.35%
u. artie eoffu. artie eoff52.78%14.35%
thierry redingthierry reding10.56%14.35%
han luhan lu10.56%14.35%
imre deakimre deak10.56%14.35%
Total180100.00%23100.00%

#endif /* CONFIG_PM_SLEEP || SUPPORT_VGA_SWITCHEROO */ #ifdef CONFIG_PM_SLEEP /* put codec down to D3 at hibernation for Intel SKL+; * otherwise BIOS may still access the codec and screw up the driver */
static int azx_freeze_noirq(struct device *dev) { struct pci_dev *pci = to_pci_dev(dev); if (IS_SKL_PLUS(pci)) pci_set_power_state(pci, PCI_D3hot); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
xiong zhangxiong zhang38100.00%1100.00%
Total38100.00%1100.00%


static int azx_thaw_noirq(struct device *dev) { struct pci_dev *pci = to_pci_dev(dev); if (IS_SKL_PLUS(pci)) pci_set_power_state(pci, PCI_D0); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
xiong zhangxiong zhang38100.00%1100.00%
Total38100.00%1100.00%

#endif /* CONFIG_PM_SLEEP */ #ifdef CONFIG_PM
static int azx_runtime_suspend(struct device *dev) { struct snd_card *card = dev_get_drvdata(dev); struct azx *chip; struct hda_intel *hda; if (!card) return 0; chip = card->private_data; hda = container_of(chip, struct hda_intel, chip); if (chip->disabled || hda->init_failed) return 0; if (!azx_has_pm_runtime(chip)) return 0; /* enable controller wake up event */ azx_writew(chip, WAKEEN, azx_readw(chip, WAKEEN) | STATESTS_INT_MASK); azx_stop_chip(chip); azx_enter_link_reset(chip); azx_clear_irq_pending(chip); if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL && hda->need_i915_power) snd_hdac_display_power(azx_bus(chip), false); trace_azx_runtime_suspend(chip); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
mengdong linmengdong lin5135.66%533.33%
takashi iwaitakashi iwai4027.97%533.33%
wang xingchaowang xingchao2920.28%213.33%
dave airliedave airlie1711.89%16.67%
libin yanglibin yang53.50%16.67%
imre deakimre deak10.70%16.67%
Total143100.00%15100.00%


static int azx_runtime_resume(struct device *dev) { struct snd_card *card = dev_get_drvdata(dev); struct azx *chip; struct hda_intel *hda; struct hdac_bus *bus; struct hda_codec *codec; int status; if (!card) return 0; chip = card->private_data; hda = container_of(chip, struct hda_intel, chip); if (chip->disabled || hda->init_failed) return 0; if (!azx_has_pm_runtime(chip)) return 0; if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) { bus = azx_bus(chip); if (hda->need_i915_power) { snd_hdac_display_power(bus, true); snd_hdac_i915_set_bclk(bus); } else { /* toggle codec wakeup bit for STATESTS read */ snd_hdac_set_codec_wakeup(bus, true); snd_hdac_set_codec_wakeup(bus, false); } } /* Read STATESTS before controller reset */ status = azx_readw(chip, STATESTS); azx_init_pci(chip); hda_intel_init_chip(chip, true); if (status) { list_for_each_codec(codec, &chip->bus) if (status & (1 << codec->addr)) schedule_delayed_work(&codec->jackpoll_work, codec->jackpoll_interval); } /* disable controller Wake Up event*/ azx_writew(chip, WAKEEN, azx_readw(chip, WAKEEN) & ~STATESTS_INT_MASK); trace_azx_runtime_resume(chip); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
wang xingchaowang xingchao8134.76%210.53%
mengdong linmengdong lin6226.61%315.79%
takashi iwaitakashi iwai4318.45%842.11%
dave airliedave airlie177.30%15.26%
han luhan lu125.15%15.26%
david henningssondavid henningsson114.72%15.26%
libin yanglibin yang52.15%15.26%
thierry redingthierry reding10.43%15.26%
imre deakimre deak10.43%15.26%
Total233100.00%19100.00%


static int azx_runtime_idle(struct device *dev) { struct snd_card *card = dev_get_drvdata(dev); struct azx *chip; struct hda_intel *hda; if (!card) return 0; chip = card->private_data; hda = container_of(chip, struct hda_intel, chip); if (chip->disabled || hda->init_failed) return 0; if (!power_save_controller || !azx_has_pm_runtime(chip) || azx_bus(chip)->codec_powered || !chip->running) return -EBUSY; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai8686.00%777.78%
dave airliedave airlie99.00%111.11%
u. artie eoffu. artie eoff55.00%111.11%
Total100100.00%9100.00%

static const struct dev_pm_ops azx_pm = { SET_SYSTEM_SLEEP_PM_OPS(azx_suspend, azx_resume) #ifdef CONFIG_PM_SLEEP .freeze_noirq = azx_freeze_noirq, .thaw_noirq = azx_thaw_noirq, #endif SET_RUNTIME_PM_OPS(azx_runtime_suspend, azx_runtime_resume, azx_runtime_idle) }; #define AZX_PM_OPS &azx_pm #else #define AZX_PM_OPS NULL #endif /* CONFIG_PM */ static int azx_probe_continue(struct azx *chip); #ifdef SUPPORT_VGA_SWITCHEROO static struct pci_dev *get_bound_vga(struct pci_dev *pci);
static void azx_vs_set_state(struct pci_dev *pci, enum vga_switcheroo_state state) { struct snd_card *card = pci_get_drvdata(pci); struct azx *chip = card->private_data; struct hda_intel *hda = container_of(chip, struct hda_intel, chip); bool disabled; wait_for_completion(&hda->probe_wait); if (hda->init_failed) return; disabled = (state == VGA_SWITCHEROO_OFF); if (chip->disabled == disabled) return; if (!hda->probe_continued) { chip->disabled = disabled; if (!disabled) { dev_info(chip->card->dev, "Start delayed initialization\n"); if (azx_probe_continue(chip) < 0) { dev_err(chip->card->dev, "initialization error\n"); hda->init_failed = true; } } } else { dev_info(chip->card->dev, "%s via vga_switcheroo\n", disabled ? "Disabling" : "Enabling"); if (disabled) { pm_runtime_put_sync_suspend(card->dev); azx_suspend(card->dev); /* when we get suspended by vga_switcheroo we end up in D3cold, * however we have no ACPI handle, so pci/acpi can't put us there, * put ourselves there */ pci->current_state = PCI_D3cold; chip->disabled = true; if (snd_hda_lock_devices(&chip->bus)) dev_warn(chip->card->dev, "Cannot lock devices!\n"); } else { snd_hda_unlock_devices(&chip->bus); pm_runtime_get_noresume(card->dev); chip->disabled = false; azx_resume(card->dev); } } }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai21887.20%1066.67%
dave airliedave airlie187.20%16.67%
jaroslav kyselajaroslav kysela62.40%16.67%
dylan reiddylan reid41.60%16.67%
lukas wunnerlukas wunner20.80%16.67%
daniel j bluemandaniel j blueman20.80%16.67%
Total250100.00%15100.00%


static bool azx_vs_can_switch(struct pci_dev *pci) { struct snd_card *card = pci_get_drvdata(pci); struct azx *chip = card->private_data; struct hda_intel *hda = container_of(chip, struct hda_intel, chip); wait_for_completion(&hda->probe_wait); if (hda->init_failed) return false; if (chip->disabled || !hda->probe_continued) return true; if (snd_hda_lock_devices(&chip->bus)) return false; snd_hda_unlock_devices(&chip->bus); return true; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai100100.00%4100.00%
Total100100.00%4100.00%


static void init_vga_switcheroo(struct azx *chip) { struct hda_intel *hda = container_of(chip, struct hda_intel, chip); struct pci_dev *p = get_bound_vga(chip->pci); if (p) { dev_info(chip->card->dev, "Handle vga_switcheroo audio client\n"); hda->use_vga_switcheroo = 1; pci_dev_put(p); } }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai6598.48%375.00%
lukas wunnerlukas wunner11.52%125.00%
Total66100.00%4100.00%

static const struct vga_switcheroo_client_ops azx_vs_ops = { .set_gpu_state = azx_vs_set_state, .can_switch = azx_vs_can_switch, };
static int register_vga_switcheroo(struct azx *chip) { struct hda_intel *hda = container_of(chip, struct hda_intel, chip); int err; if (!hda->use_vga_switcheroo) return 0; /* FIXME: currently only handling DIS controller * is there any machine with two switchable HDMI audio controllers? */ err = vga_switcheroo_register_audio_client(chip->pci, &azx_vs_ops, VGA_SWITCHEROO_DIS); if (err < 0) return err; hda->vga_switcheroo_registered = 1; /* register as an optimus hdmi audio power domain */ vga_switcheroo_init_domain_pm_optimus_hdmi_audio(chip->card->dev, &hda->hdmi_pm_domain); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai7383.91%360.00%
dave airliedave airlie1314.94%120.00%
dylan reiddylan reid11.15%120.00%
Total87100.00%5100.00%

#else #define init_vga_switcheroo(chip) /* NOP */ #define register_vga_switcheroo(chip) 0 #define check_hdmi_disabled(pci) false #endif /* SUPPORT_VGA_SWITCHER */ /* * destructor */
static int azx_free(struct azx *chip) { struct pci_dev *pci = chip->pci; struct hda_intel *hda = container_of(chip, struct hda_intel, chip); struct hdac_bus *bus = azx_bus(chip); if (azx_has_pm_runtime(chip) && chip->running) pm_runtime_get_noresume(&pci->dev); azx_del_card_list(chip); hda->init_failed = 1; /* to be sure */ complete_all(&hda->probe_wait); if (use_vga_switcheroo(hda)) { if (chip->disabled && hda->probe_continued) snd_hda_unlock_devices(&chip->bus); if (hda->vga_switcheroo_registered) { vga_switcheroo_unregister_client(chip->pci); vga_switcheroo_fini_domain_pm_ops(chip->card->dev); } } if (bus->chip_init) { azx_clear_irq_pending(chip); azx_stop_all_streams(chip); azx_stop_chip(chip); } if (bus->irq >= 0) free_irq(bus->irq, (void*)chip); if (chip->msi) pci_disable_msi(chip->pci); iounmap(bus->remap_addr); azx_free_stream_pages(chip); azx_free_streams(chip); snd_hdac_bus_exit(bus); if (chip->region_requested) pci_release_regions(chip->pci); pci_disable_device(chip->pci); #ifdef CONFIG_SND_HDA_PATCH_LOADER release_firmware(chip->fw); #endif if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) { if (hda->need_i915_power) snd_hdac_display_power(bus, false); snd_hdac_i915_exit(bus); } kfree(hda); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai16257.45%1354.17%
wang xingchaowang xingchao4014.18%28.33%
jaroslav kyselajaroslav kysela3713.12%14.17%
mengdong linmengdong lin269.22%312.50%
peter wupeter wu113.90%14.17%
imre deakimre deak31.06%14.17%
dylan reiddylan reid20.71%28.33%
daniel j bluemandaniel j blueman10.35%14.17%
Total282100.00%24100.00%


static int azx_dev_disconnect(struct snd_device *device) { struct azx *chip = device->device_data; chip->bus.shutdown = 1; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai31100.00%1100.00%
Total31100.00%1100.00%


static int azx_dev_free(struct snd_device *device) { return azx_free(device->device_data); }

Contributors

PersonTokensPropCommitsCommitProp
jaroslav kyselajaroslav kysela1789.47%150.00%
takashi iwaitakashi iwai210.53%150.00%
Total19100.00%2100.00%

#ifdef SUPPORT_VGA_SWITCHEROO /* * Check of disabled HDMI controller by vga_switcheroo */
static struct pci_dev *get_bound_vga(struct pci_dev *pci) { struct pci_dev *p; /* check only discrete GPU */ switch (pci->vendor) { case PCI_VENDOR_ID_ATI: case PCI_VENDOR_ID_AMD: case PCI_VENDOR_ID_NVIDIA: if (pci->devfn == 1) { p = pci_get_domain_bus_and_slot(pci_domain_nr(pci->bus), pci->bus->number, 0); if (p) { if ((p->class >> 8) == PCI_CLASS_DISPLAY_VGA) return p; pci_dev_put(p); } } break; } return NULL; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai96100.00%1100.00%
Total96100.00%1100.00%


static bool check_hdmi_disabled(struct pci_dev *pci) { bool vga_inactive = false; struct pci_dev *p = get_bound_vga(pci); if (p) { if (vga_switcheroo_get_client_state(p) == VGA_SWITCHEROO_OFF) vga_inactive = true; pci_dev_put(p); } return vga_inactive; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai4788.68%375.00%
jaroslav kyselajaroslav kysela611.32%125.00%
Total53100.00%4100.00%

#endif /* SUPPORT_VGA_SWITCHEROO */ /* * white/black-listing for position_fix */ static struct snd_pci_quirk position_fix_list[] = { SND_PCI_QUIRK(0x1028, 0x01cc, "Dell D820", POS_FIX_LPIB), SND_PCI_QUIRK(0x1028, 0x01de, "Dell Precision 390", POS_FIX_LPIB), SND_PCI_QUIRK(0x103c, 0x306d, "HP dv3", POS_FIX_LPIB), SND_PCI_QUIRK(0x1043, 0x813d, "ASUS P5AD2", POS_FIX_LPIB), SND_PCI_QUIRK(0x1043, 0x81b3, "ASUS", POS_FIX_LPIB), SND_PCI_QUIRK(0x1043, 0x81e7, "ASUS M2V", POS_FIX_LPIB), SND_PCI_QUIRK(0x104d, 0x9069, "Sony VPCS11V9E", POS_FIX_LPIB), SND_PCI_QUIRK(0x10de, 0xcb89, "Macbook Pro 7,1", POS_FIX_LPIB), SND_PCI_QUIRK(0x1297, 0x3166, "Shuttle", POS_FIX_LPIB), SND_PCI_QUIRK(0x1458, 0xa022, "ga-ma770-ud3", POS_FIX_LPIB), SND_PCI_QUIRK(0x1462, 0x1002, "MSI Wind U115", POS_FIX_LPIB), SND_PCI_QUIRK(0x1565, 0x8218, "Biostar Microtech", POS_FIX_LPIB), SND_PCI_QUIRK(0x1849, 0x0888, "775Dual-VSTA", POS_FIX_LPIB), SND_PCI_QUIRK(0x8086, 0x2503, "DG965OT AAD63733-203", POS_FIX_LPIB), {} };
static int check_position_fix(struct azx *chip, int fix) { const struct snd_pci_quirk *q; switch (fix) { case POS_FIX_AUTO: case POS_FIX_LPIB: case POS_FIX_POSBUF: case POS_FIX_VIACOMBO: case POS_FIX_COMBO: return fix; } q = snd_pci_quirk_lookup(chip->pci, position_fix_list); if (q) { dev_info(chip->card->dev, "position_fix set to %d for device %04x:%04x\n", q->value, q->subvendor, q->subdevice); return q->value; } /* Check VIA/ATI HD Audio Controller exist */ if (chip->driver_type == AZX_DRIVER_VIA) { dev_dbg(chip->card->dev, "Using VIACOMBO position fix\n"); return POS_FIX_VIACOMBO; } if (chip->driver_caps & AZX_DCAPS_POSFIX_LPIB) { dev_dbg(chip->card->dev, "Using LPIB position fix\n"); return POS_FIX_LPIB; } return POS_FIX_AUTO; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai12487.94%872.73%
david henningssondavid henningsson117.80%218.18%
daniel j bluemandaniel j blueman64.26%19.09%
Total141100.00%11100.00%


static void assign_position_fix(struct azx *chip, int fix) { static azx_get_pos_callback_t callbacks[] = { [POS_FIX_AUTO] = NULL, [POS_FIX_LPIB] = azx_get_pos_lpib, [POS_FIX_POSBUF] = azx_get_pos_posbuf, [POS_FIX_VIACOMBO] = azx_via_get_position, [POS_FIX_COMBO] = azx_get_pos_lpib, }; chip->get_position[0] = chip->get_position[1] = callbacks[fix]; /* combo mode uses LPIB only for playback */ if (fix == POS_FIX_COMBO) chip->get_position[1] = NULL; if (fix == POS_FIX_POSBUF && (chip->driver_caps & AZX_DCAPS_COUNT_LPIB_DELAY)) { chip->get_delay[0] = chip->get_delay[1] = azx_get_delay_from_lpib; } }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai118100.00%1100.00%
Total118100.00%1100.00%

/* * black-lists for probe_mask */ static struct snd_pci_quirk probe_mask_list[] = { /* Thinkpad often breaks the controller communication when accessing * to the non-working (or non-existing) modem codec slot. */ SND_PCI_QUIRK(0x1014, 0x05b7, "Thinkpad Z60", 0x01), SND_PCI_QUIRK(0x17aa, 0x2010, "Thinkpad X/T/R60", 0x01), SND_PCI_QUIRK(0x17aa, 0x20ac, "Thinkpad X/T/R61", 0x01), /* broken BIOS */ SND_PCI_QUIRK(0x1028, 0x20ac, "Dell Studio Desktop", 0x01), /* including bogus ALC268 in slot#2 that conflicts with ALC888 */ SND_PCI_QUIRK(0x17c0, 0x4085, "Medion MD96630", 0x01), /* forced codec slots */ SND_PCI_QUIRK(0x1043, 0x1262, "ASUS W5Fm", 0x103), SND_PCI_QUIRK(0x1046, 0x1262, "ASUS W5F", 0x103), /* WinFast VP200 H (Teradici) user reported broken communication */ SND_PCI_QUIRK(0x3a21, 0x040d, "WinFast VP200 H", 0x101), {} }; #define AZX_FORCE_CODEC_MASK 0x100
static void check_probe_mask(struct azx *chip, int dev) { const struct snd_pci_quirk *q; chip->codec_probe_mask = probe_mask[dev]; if (chip->codec_probe_mask == -1) { q = snd_pci_quirk_lookup(chip->pci, probe_mask_list); if (q) { dev_info(chip->card->dev, "probe_mask set to 0x%x for device %04x:%04x\n", q->value, q->subvendor, q->subdevice); chip->codec_probe_mask = q->value; } } /* check forced option */ if (chip->codec_probe_mask != -1 && (chip->codec_probe_mask & AZX_FORCE_CODEC_MASK)) { azx_bus(chip)->codec_mask = chip->codec_probe_mask & 0xff; dev_info(chip->card->dev, "codec_mask forced to 0x%x\n", (int)azx_bus(chip)->codec_mask); } }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai142100.00%5100.00%
Total142100.00%5100.00%

/* * white/black-list for enable_msi */ static struct snd_pci_quirk msi_black_list[] = { SND_PCI_QUIRK(0x103c, 0x2191, "HP", 0), /* AMD Hudson */ SND_PCI_QUIRK(0x103c, 0x2192, "HP", 0), /* AMD Hudson */ SND_PCI_QUIRK(0x103c, 0x21f7, "HP", 0), /* AMD Hudson */ SND_PCI_QUIRK(0x103c, 0x21fa, "HP", 0), /* AMD Hudson */ SND_PCI_QUIRK(0x1043, 0x81f2, "ASUS", 0), /* Athlon64 X2 + nvidia */ SND_PCI_QUIRK(0x1043, 0x81f6, "ASUS", 0), /* nvidia */ SND_PCI_QUIRK(0x1043, 0x822d, "ASUS", 0), /* Athlon64 X2 + nvidia MCP55 */ SND_PCI_QUIRK(0x1179, 0xfb44, "Toshiba Satellite C870", 0), /* AMD Hudson */ SND_PCI_QUIRK(0x1849, 0x0888, "ASRock", 0), /* Athlon64 X2 + nvidia */ SND_PCI_QUIRK(0xa0a0, 0x0575, "Aopen MZ915-M", 0), /* ICH6 */ {} };
static void check_msi(struct azx *chip) { const struct snd_pci_quirk *q; if (enable_msi >= 0) { chip->msi = !!enable_msi; return; } chip->msi = 1; /* enable MSI as default */ q = snd_pci_quirk_lookup(chip->pci, msi_black_list); if (q) { dev_info(chip->card->dev, "msi for device %04x:%04x set to %d\n", q->subvendor, q->subdevice, q->value); chip->msi = q->value; return; } /* NVidia chipsets seem to cause troubles with MSI */ if (chip->driver_caps & AZX_DCAPS_NO_MSI) { dev_info(chip->card->dev, "Disabling MSI\n"); chip->msi = 0; } }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai118100.00%5100.00%
Total118100.00%5100.00%

/* check the snoop mode availability */
static void azx_check_snoop_available(struct azx *chip) { int snoop = hda_snoop; if (snoop >= 0) { dev_info(chip->card->dev, "Force to %s mode by module option\n", snoop ? "snoop" : "non-snoop"); chip->snoop = snoop; return; } snoop = true; if (azx_get_snoop_type(chip) == AZX_SNOOP_TYPE_NONE && chip->driver_type == AZX_DRIVER_VIA) { /* force to non-snoop mode for a new VIA controller * when BIOS is set */ u8 val; pci_read_config_byte(chip->pci, 0x42, &val); if (!(val & 0x80) && chip->pci->revision == 0x30) snoop = false; } if (chip->driver_caps & AZX_DCAPS_SNOOP_OFF) snoop = false; chip->snoop = snoop; if (!snoop) dev_info(chip->card->dev, "Force to non-snoop mode\n"); }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai13999.29%583.33%
daniel j bluemandaniel j blueman10.71%116.67%
Total140100.00%6100.00%


static void azx_probe_work(struct work_struct *work) { struct hda_intel *hda = container_of(work, struct hda_intel, probe_work); azx_probe_continue(&hda->chip); }

Contributors

PersonTokensPropCommitsCommitProp
wang xingchaowang xingchao2161.76%150.00%
takashi iwaitakashi iwai1338.24%150.00%
Total34100.00%2100.00%


static int default_bdl_pos_adj(struct azx *chip) { /* some exceptions: Atoms seem problematic with value 1 */ if (chip->pci->vendor == PCI_VENDOR_ID_INTEL) { switch (chip->pci->device) { case 0x0f04: /* Baytrail */ case 0x2284: /* Braswell */ return 32; } } switch (chip->driver_type) { case AZX_DRIVER_ICH: case AZX_DRIVER_PCH: return 1; default: return 32; } }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai66100.00%2100.00%
Total66100.00%2100.00%

/* * constructor */ static const struct hdac_io_ops pci_hda_io_ops; static const struct hda_controller_ops pci_hda_ops;
static int azx_create(struct snd_card *card, struct pci_dev *pci, int dev, unsigned int driver_caps, struct azx **rchip) { static struct snd_device_ops ops = { .dev_disconnect = azx_dev_disconnect, .dev_free = azx_dev_free, }; struct hda_intel *hda; struct azx *chip; int err; *rchip = NULL; err = pci_enable_device(pci); if (err < 0) return err; hda = kzalloc(sizeof(*hda), GFP_KERNEL); if (!hda) { pci_disable_device(pci); return -ENOMEM; } chip = &hda->chip; mutex_init(&chip->open_mutex); chip->card = card; chip->pci = pci; chip->ops = &pci_hda_ops; chip->driver_caps = driver_caps; chip->driver_type = driver_caps & 0xff; check_msi(chip); chip->dev_index = dev; chip->jackpoll_ms = jackpoll_ms; INIT_LIST_HEAD(&chip->pcm_list); INIT_WORK(&hda->irq_pending_work, azx_irq_pending_work); INIT_LIST_HEAD(&hda->list); init_vga_switcheroo(chip); init_completion(&hda->probe_wait); assign_position_fix(chip, check_position_fix(chip, position_fix[dev])); check_probe_mask(chip, dev); chip->single_cmd = single_cmd; azx_check_snoop_available(chip); if (bdl_pos_adj[dev] < 0) chip->bdl_pos_adj = default_bdl_pos_adj(chip); else chip->bdl_pos_adj = bdl_pos_adj[dev]; err = azx_bus_init(chip, model[dev], &pci_hda_io_ops); if (err < 0) { kfree(hda); pci_disable_device(pci); return err; } if (chip->driver_type == AZX_DRIVER_NVIDIA) { dev_dbg(chip->card->dev, "Enable delay in RIRB handling\n"); chip->bus.needs_damn_long_delay = 1; } err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops); if (err < 0) { dev_err(card->dev, "Error creating device [card]!\n"); azx_free(chip); return err; } /* continue probing in work context as may trigger request module */ INIT_WORK(&hda->probe_work, azx_probe_work); *rchip = chip; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai25965.24%2772.97%
jaroslav kyselajaroslav kysela9022.67%12.70%
mengdong linmengdong lin153.78%12.70%
dylan reiddylan reid143.53%38.11%
wang xingchaowang xingchao102.52%12.70%
pavel machekpavel machek51.26%12.70%
andiry xuandiry xu20.50%12.70%
ingo molnaringo molnar10.25%12.70%
daniel j bluemandaniel j blueman10.25%12.70%
Total397100.00%37100.00%


static int azx_first_init(struct azx *chip) { int dev = chip->dev_index; struct pci_dev *pci = chip->pci; struct snd_card *card = chip->card; struct hdac_bus *bus = azx_bus(chip); int err; unsigned short gcap; unsigned int dma_bits = 64; #if BITS_PER_LONG != 64 /* Fix up base address on ULI M5461 */ if (chip->driver_type == AZX_DRIVER_ULI) { u16 tmp3; pci_read_config_word(pci, 0x40, &tmp3); pci_write_config_word(pci, 0x40, tmp3 | 0x10); pci_write_config_dword(pci, PCI_BASE_ADDRESS_1, 0); } #endif err = pci_request_regions(pci, "ICH HD audio"); if (err < 0) return err; chip->region_requested = 1; bus->addr = pci_resource_start(pci, 0); bus->remap_addr = pci_ioremap_bar(pci, 0); if (bus->remap_addr == NULL) { dev_err(card->dev, "ioremap error\n"); return -ENXIO; } if (chip->msi) { if (chip->driver_caps & AZX_DCAPS_NO_MSI64) { dev_dbg(card->dev, "Disabling 64bit MSI\n"); pci->no_64bit_msi = true; } if (pci_enable_msi(pci) < 0) chip->msi = 0; } if (azx_acquire_irq(chip, 0) < 0) return -EBUSY; pci_set_master(pci); synchronize_irq(bus->irq); gcap = azx_readw(chip, GCAP); dev_dbg(card->dev, "chipset global capabilities = 0x%x\n", gcap); /* AMD devices support 40 or 48bit DMA, take the safe one */ if (chip->pci->vendor == PCI_VENDOR_ID_AMD) dma_bits = 40; /* disable SB600 64bit support for safety */ if (chip->pci->vendor == PCI_VENDOR_ID_ATI) { struct pci_dev *p_smbus; dma_bits = 40; p_smbus = pci_get_device(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_SBX00_SMBUS, NULL); if (p_smbus) { if (p_smbus->revision < 0x30) gcap &= ~AZX_GCAP_64OK; pci_dev_put(p_smbus); } } /* disable 64bit DMA address on some devices */ if (chip->driver_caps & AZX_DCAPS_NO_64BIT) { dev_dbg(card->dev, "Disabling 64bit DMA\n"); gcap &= ~AZX_GCAP_64OK; } /* disable buffer size rounding to 128-byte multiples if supported */ if (align_buffer_size >= 0) chip->align_buffer_size = !!align_buffer_size; else { if (chip->driver_caps & AZX_DCAPS_NO_ALIGN_BUFSIZE) chip->align_buffer_size = 0; else chip->align_buffer_size = 1; } /* allow 64bit DMA address if supported by H/W */ if (!(gcap & AZX_GCAP_64OK)) dma_bits = 32; if (!dma_set_mask(&pci->dev, DMA_BIT_MASK(dma_bits))) { dma_set_coherent_mask(&pci->dev, DMA_BIT_MASK(dma_bits)); } else { dma_set_mask(&pci->dev, DMA_BIT_MASK(32)); dma_set_coherent_mask(&pci->dev, DMA_BIT_MASK(32)); } /* read number of streams from GCAP register instead of using * hardcoded value */ chip->capture_streams = (gcap >> 8) & 0x0f; chip->playback_streams = (gcap >> 12) & 0x0f; if (!chip->playback_streams && !chip->capture_streams) { /* gcap didn't give any info, switching to old method */ switch (chip->driver_type) { case AZX_DRIVER_ULI: chip->playback_streams = ULI_NUM_PLAYBACK; chip->capture_streams = ULI_NUM_CAPTURE; break; case AZX_DRIVER_ATIHDMI: case AZX_DRIVER_ATIHDMI_NS: chip->playback_streams = ATIHDMI_NUM_PLAYBACK; chip->capture_streams = ATIHDMI_NUM_CAPTURE; break; case AZX_DRIVER_GENERIC: default: chip->playback_streams = ICH6_NUM_PLAYBACK; chip->capture_streams = ICH6_NUM_CAPTURE; break; } } chip->capture_index_offset = 0; chip->playback_index_offset = chip->capture_streams; chip->num_streams = chip->playback_streams + chip->capture_streams; /* initialize streams */ err = azx_init_streams(chip); if (err < 0) return err; err = azx_alloc_stream_pages(chip); if (err < 0) return err; /* initialize chip */ azx_init_pci(chip); if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) snd_hdac_i915_set_bclk(bus); hda_intel_init_chip(chip, (probe_only[dev] & 2) == 0); /* codec detection */ if (!azx_bus(chip)->codec_mask) { dev_err(card->dev, "no codecs found!\n"); return -ENODEV; } strcpy(card->driver, "HDA-Intel"); strlcpy(card->shortname, driver_short_names[chip->driver_type], sizeof(card->shortname)); snprintf(card->longname, sizeof(card->longname), "%s at 0x%lx irq %i", card->shortname, bus->addr, bus->irq); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai45559.48%2150.00%
jaroslav kyselajaroslav kysela11414.90%49.52%
andiry xuandiry xu435.62%24.76%
tobin davistobin davis314.05%12.38%
benjamin herrenschmidtbenjamin herrenschmidt273.53%12.38%
felix kuehlingfelix kuehling162.09%12.38%
quentin lambertquentin lambert162.09%12.38%
yang hongyangyang hongyang141.83%12.38%
pierre-louis bossartpierre-louis bossart121.57%12.38%
mengdong linmengdong lin111.44%12.38%
stephen hemmingerstephen hemminger81.05%12.38%
daniel j bluemandaniel j blueman60.78%12.38%
pavel machekpavel machek40.52%12.38%
libin yanglibin yang30.39%12.38%
dylan reiddylan reid30.39%24.76%
arjan van de venarjan van de ven10.13%12.38%
han luhan lu10.13%12.38%
Total765100.00%42100.00%

#ifdef CONFIG_SND_HDA_PATCH_LOADER /* callback from request_firmware_nowait() */
static void azx_firmware_cb(const struct firmware *fw, void *context) { struct snd_card *card = context; struct azx *chip = card->private_data; struct pci_dev *pci = chip->pci; if (!fw) { dev_err(card->dev, "Cannot load firmware, aborting\n"); goto error; } chip->fw = fw; if (!chip->disabled) { /* continue probing */ if (azx_probe_continue(chip)) goto error; } return; /* OK */ error: snd_card_free(card); pci_set_drvdata(pci, NULL); }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai10199.02%266.67%
daniel j bluemandaniel j blueman10.98%133.33%
Total102100.00%3100.00%

#endif /* * HDA controller ops. */ /* PCI register access. */
static void pci_azx_writel(u32 value, u32 __iomem *addr) { writel(value, addr); }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid21100.00%2100.00%
Total21100.00%2100.00%


static u32 pci_azx_readl(u32 __iomem *addr) { return readl(addr); }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid17100.00%2100.00%
Total17100.00%2100.00%


static void pci_azx_writew(u16 value, u16 __iomem *addr) { writew(value, addr); }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid21100.00%2100.00%
Total21100.00%2100.00%


static u16 pci_azx_readw(u16 __iomem *addr) { return readw(addr); }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid17100.00%2100.00%
Total17100.00%2100.00%


static void pci_azx_writeb(u8 value, u8 __iomem *addr) { writeb(value, addr); }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid21100.00%2100.00%
Total21100.00%2100.00%


static u8 pci_azx_readb(u8 __iomem *addr) { return readb(addr); }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid17100.00%2100.00%
Total17100.00%2100.00%


static int disable_msi_reset_irq(struct azx *chip) { struct hdac_bus *bus = azx_bus(chip); int err; free_irq(bus->irq, chip); bus->irq = -1; pci_disable_msi(chip->pci); chip->msi = 0; err = azx_acquire_irq(chip, 1); if (err < 0) return err; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid6283.78%150.00%
takashi iwaitakashi iwai1216.22%150.00%
Total74100.00%2100.00%

/* DMA page allocation helpers. */
static int dma_alloc_pages(struct hdac_bus *bus, int type, size_t size, struct snd_dma_buffer *buf) { struct azx *chip = bus_to_azx(bus); int err; err = snd_dma_alloc_pages(type, bus->dev, size, buf); if (err < 0) return err; mark_pages_wc(chip, buf, true); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid5881.69%133.33%
takashi iwaitakashi iwai1318.31%266.67%
Total71100.00%3100.00%


static void dma_free_pages(struct hdac_bus *bus, struct snd_dma_buffer *buf) { struct azx *chip = bus_to_azx(bus); mark_pages_wc(chip, buf, false); snd_dma_free_pages(buf); }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid2870.00%133.33%
takashi iwaitakashi iwai1230.00%266.67%
Total40100.00%3100.00%


static int substream_alloc_pages(struct azx *chip, struct snd_pcm_substream *substream, size_t size) { struct azx_dev *azx_dev = get_azx_dev(substream); int ret; mark_runtime_wc(chip, azx_dev, substream, false); ret = snd_pcm_lib_malloc_pages(substream, size); if (ret < 0) return ret; mark_runtime_wc(chip, azx_dev, substream, true); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid75100.00%1100.00%
Total75100.00%1100.00%


static int substream_free_pages(struct azx *chip, struct snd_pcm_substream *substream) { struct azx_dev *azx_dev = get_azx_dev(substream); mark_runtime_wc(chip, azx_dev, substream, false); return snd_pcm_lib_free_pages(substream); }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid43100.00%1100.00%
Total43100.00%1100.00%


static void pcm_mmap_prepare(struct snd_pcm_substream *substream, struct vm_area_struct *area) { #ifdef CONFIG_X86 struct azx_pcm *apcm = snd_pcm_substream_chip(substream); struct azx *chip = apcm->chip; if (!azx_snoop(chip) && chip->driver_type != AZX_DRIVER_CMEDIA) area->vm_page_prot = pgprot_writecombine(area->vm_page_prot); #endif }

Contributors

PersonTokensPropCommitsCommitProp
dylan reiddylan reid5990.77%150.00%
takashi iwaitakashi iwai69.23%150.00%
Total65100.00%2100.00%

static const struct hdac_io_ops pci_hda_io_ops = { .reg_writel = pci_azx_writel, .reg_readl = pci_azx_readl, .reg_writew = pci_azx_writew, .reg_readw = pci_azx_readw, .reg_writeb = pci_azx_writeb, .reg_readb = pci_azx_readb, .dma_alloc_pages = dma_alloc_pages, .dma_free_pages = dma_free_pages, }; static const struct hda_controller_ops pci_hda_ops = { .disable_msi_reset_irq = disable_msi_reset_irq, .substream_alloc_pages = substream_alloc_pages, .substream_free_pages = substream_free_pages, .pcm_mmap_prepare = pcm_mmap_prepare, .position_check = azx_position_check, .link_power = azx_intel_link_power, };
static int azx_probe(struct pci_dev *pci, const struct pci_device_id *pci_id) { static int dev; struct snd_card *card; struct hda_intel *hda; struct azx *chip; bool schedule_probe; int err; if (dev >= SNDRV_CARDS) return -ENODEV; if (!enable[dev]) { dev++; return -ENOENT; } err = snd_card_new(&pci->dev, index[dev], id[dev], THIS_MODULE, 0, &card); if (err < 0) { dev_err(&pci->dev, "Error creating card!\n"); return err; } err = azx_create(card, pci, dev, pci_id->driver_data, &chip); if (err < 0) goto out_free; card->private_data = chip; hda = container_of(chip, struct hda_intel, chip); pci_set_drvdata(pci, card); err = register_vga_switcheroo(chip); if (err < 0) { dev_err(card->dev, "Error registering vga_switcheroo client\n"); goto out_free; } if (check_hdmi_disabled(pci)) { dev_info(card->dev, "VGA controller is disabled\n"); dev_info(card->dev, "Delaying initialization\n"); chip->disabled = true; } schedule_probe = !chip->disabled; #ifdef CONFIG_SND_HDA_PATCH_LOADER if (patch[dev] && *patch[dev]) { dev_info(card->dev, "Applying patch firmware '%s'\n", patch[dev]); err = request_firmware_nowait(THIS_MODULE, true, patch[dev], &pci->dev, GFP_KERNEL, card, azx_firmware_cb); if (err < 0) goto out_free; schedule_probe = false; /* continued in azx_firmware_cb() */ } #endif /* CONFIG_SND_HDA_PATCH_LOADER */ #ifndef CONFIG_SND_HDA_I915 if (CONTROLLER_IN_GPU(pci)) dev_err(card->dev, "Haswell/Broadwell HDMI/DP must build in CONFIG_SND_HDA_I915\n"); #endif if (schedule_probe) schedule_work(&hda->probe_work); dev++; if (chip->disabled) complete_all(&hda->probe_wait); return 0; out_free: snd_card_free(card); return err; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai29478.82%1669.57%
jaroslav kyselajaroslav kysela5915.82%14.35%
wang xingchaowang xingchao71.88%14.35%
daniel j bluemandaniel j blueman51.34%28.70%
pavel machekpavel machek41.07%14.35%
wu fengguangwu fengguang30.80%14.35%
lukas wunnerlukas wunner10.27%14.35%
Total373100.00%23100.00%

/* number of codec slots for each chipset: 0 = default slots (i.e. 4) */ static unsigned int azx_max_codecs[AZX_NUM_DRIVERS] = { [AZX_DRIVER_NVIDIA] = 8, [AZX_DRIVER_TERA] = 1, };
static int azx_probe_continue(struct azx *chip) { struct hda_intel *hda = container_of(chip, struct hda_intel, chip); struct hdac_bus *bus = azx_bus(chip); struct pci_dev *pci = chip->pci; int dev = chip->dev_index; int err; hda->probe_continued = 1; /* Request display power well for the HDA controller or codec. For * Haswell/Broadwell, both the display HDA controller and codec need * this power. For other platforms, like Baytrail/Braswell, only the * display codec needs the power and it can be released after probe. */ if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) { /* HSW/BDW controllers need this power */ if (CONTROLLER_IN_GPU(pci)) hda->need_i915_power = 1; err = snd_hdac_i915_init(bus); if (err < 0) { /* if the controller is bound only with HDMI/DP * (for HSW and BDW), we need to abort the probe; * for other chips, still continue probing as other * codecs can be on the same link. */ if (CONTROLLER_IN_GPU(pci)) { dev_err(chip->card->dev, "HSW/BDW HD-audio HDMI/DP requires binding with gfx driver\n"); goto out_free; } else goto skip_i915; } err = snd_hdac_display_power(bus, true); if (err < 0) { dev_err(chip->card->dev, "Cannot turn on display power on i915\n"); goto i915_power_fail; } } skip_i915: err = azx_first_init(chip); if (err < 0) goto out_free; #ifdef CONFIG_SND_HDA_INPUT_BEEP chip->beep_mode = beep_mode[dev]; #endif /* create codec instances */ err = azx_probe_codecs(chip, azx_max_codecs[chip->driver_type]); if (err < 0) goto out_free; #ifdef CONFIG_SND_HDA_PATCH_LOADER if (chip->fw) { err = snd_hda_load_patch(&chip->bus, chip->fw->size, chip->fw->data); if (err < 0) goto out_free; #ifndef CONFIG_PM release_firmware(chip->fw); /* no longer needed */ chip->fw = NULL; #endif } #endif if ((probe_only[dev] & 1) == 0) { err = azx_codec_configure(chip); if (err < 0) goto out_free; } err = snd_card_register(chip->card); if (err < 0) goto out_free; chip->running = 1; azx_add_card_list(chip); snd_hda_set_power_save(&chip->bus, power_save * 1000); if (azx_has_pm_runtime(chip) || hda->use_vga_switcheroo) pm_runtime_put_autosuspend(&pci->dev); out_free: if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL && !hda->need_i915_power) snd_hdac_display_power(bus, false); i915_power_fail: if (err < 0) hda->init_failed = 1; complete_all(&hda->probe_wait); return err; }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai25861.87%2160.00%
mengdong linmengdong lin4811.51%38.57%
wang xingchaowang xingchao4510.79%25.71%
jaroslav kyselajaroslav kysela378.87%38.57%
wu fengguangwu fengguang122.88%12.86%
dylan reiddylan reid61.44%12.86%
libin yanglibin yang40.96%12.86%
dave airliedave airlie30.72%12.86%
imre deakimre deak30.72%12.86%
ville syrjalaville syrjala10.24%12.86%
Total417100.00%35100.00%


static void azx_remove(struct pci_dev *pci) { struct snd_card *card = pci_get_drvdata(pci); struct azx *chip; struct hda_intel *hda; if (card) { /* cancel the pending probing work */ chip = card->private_data; hda = container_of(chip, struct hda_intel, chip); cancel_work_sync(&hda->probe_work); snd_card_free(card); } }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai5275.36%375.00%
jaroslav kyselajaroslav kysela1724.64%125.00%
Total69100.00%4100.00%


static void azx_shutdown(struct pci_dev *pci) { struct snd_card *card = pci_get_drvdata(pci); struct azx *chip; if (!card) return; chip = card->private_data; if (chip && chip->running) azx_stop_chip(chip); }

Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai51100.00%1100.00%
Total51100.00%1100.00%

/* PCI IDs */ static const struct pci_device_id azx_ids[] = { /* CPT */ { PCI_DEVICE(0x8086, 0x1c20), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH_NOPM }, /* PBG */ { PCI_DEVICE(0x8086, 0x1d20), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH_NOPM }, /* Panther Point */ { PCI_DEVICE(0x8086, 0x1e20), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH_NOPM }, /* Lynx Point */ { PCI_DEVICE(0x8086, 0x8c20), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, /* 9 Series */ { PCI_DEVICE(0x8086, 0x8ca0), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, /* Wellsburg */ { PCI_DEVICE(0x8086, 0x8d20), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, { PCI_DEVICE(0x8086, 0x8d21), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, /* Lewisburg */ { PCI_DEVICE(0x8086, 0xa1f0), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, { PCI_DEVICE(0x8086, 0xa270), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, /* Lynx Point-LP */ { PCI_DEVICE(0x8086, 0x9c20), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, /* Lynx Point-LP */ { PCI_DEVICE(0x8086, 0x9c21), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, /* Wildcat Point-LP */ { PCI_DEVICE(0x8086, 0x9ca0), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, /* Sunrise Point */ { PCI_DEVICE(0x8086, 0xa170), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE }, /* Sunrise Point-LP */ { PCI_DEVICE(0x8086, 0x9d70), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE }, /* Kabylake */ { PCI_DEVICE(0x8086, 0xa171), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE }, /* Kabylake-LP */ { PCI_DEVICE(0x8086, 0x9d71), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE }, /* Kabylake-H */ { PCI_DEVICE(0x8086, 0xa2f0), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE }, /* Broxton-P(Apollolake) */ { PCI_DEVICE(0x8086, 0x5a98), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_BROXTON }, /* Broxton-T */ { PCI_DEVICE(0x8086, 0x1a98), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_BROXTON }, /* Haswell */ { PCI_DEVICE(0x8086, 0x0a0c), .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_HASWELL }, { PCI_DEVICE(0x8086, 0x0c0c), .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_HASWELL }, { PCI_DEVICE(0x8086, 0x0d0c), .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_HASWELL }, /* Broadwell */ { PCI_DEVICE(0x8086, 0x160c), .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_BROADWELL }, /* 5 Series/3400 */ { PCI_DEVICE(0x8086, 0x3b56), .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH_NOPM }, /* Poulsbo */ { PCI_DEVICE(0x8086, 0x811b), .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH_BASE }, /* Oaktrail */ { PCI_DEVICE(0x8086, 0x080a), .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH_BASE }, /* BayTrail */ { PCI_DEVICE(0x8086, 0x0f04), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_BAYTRAIL }, /* Braswell */ { PCI_DEVICE(0x8086, 0x2284), .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_BRASWELL }, /* ICH6 */ { PCI_DEVICE(0x8086, 0x2668), .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH }, /* ICH7 */ { PCI_DEVICE(0x8086, 0x27d8), .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH }, /* ESB2 */ { PCI_DEVICE(0x8086, 0x269a), .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH }, /* ICH8 */ { PCI_DEVICE(0x8086, 0x284b), .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH }, /* ICH9 */ { PCI_DEVICE(0x8086, 0x293e), .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH }, /* ICH9 */ { PCI_DEVICE(0x8086, 0x293f), .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH }, /* ICH10 */ { PCI_DEVICE(0x8086, 0x3a3e), .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH }, /* ICH10 */ { PCI_DEVICE(0x8086, 0x3a6e), .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH }, /* Generic Intel */ { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_ANY_ID), .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8, .class_mask = 0xffffff, .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_NO_ALIGN_BUFSIZE }, /* ATI SB 450/600/700/800/900 */ { PCI_DEVICE(0x1002, 0x437b), .driver_data = AZX_DRIVER_ATI | AZX_DCAPS_PRESET_ATI_SB }, { PCI_DEVICE(0x1002, 0x4383), .driver_data = AZX_DRIVER_ATI | AZX_DCAPS_PRESET_ATI_SB }, /* AMD Hudson */ { PCI_DEVICE(0x1022, 0x780d), .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_SB }, /* ATI HDMI */ { PCI_DEVICE(0x1002, 0x1308), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0x157a), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0x15b3), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0x793b), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0x7919), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0x960f), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0x970f), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0x9840), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0xaa00), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa08), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa10), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa18), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa20), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa28), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa30), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa38), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa40), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa48), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa50), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa58), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa60), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa68), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa80), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa88), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa90), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0xaa98), .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(0x1002, 0x9902), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0xaaa0), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0xaaa8), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0xaab0), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0xaac0), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0xaac8), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0xaad8), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0xaae8), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0xaae0), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, { PCI_DEVICE(0x1002, 0xaaf0), .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS }, /* VIA VT8251/VT8237A */ { PCI_DEVICE(0x1106, 0x3288), .driver_data = AZX_DRIVER_VIA }, /* VIA GFX VT7122/VX900 */ { PCI_DEVICE(0x1106, 0x9170), .driver_data = AZX_DRIVER_GENERIC }, /* VIA GFX VT6122/VX11 */ { PCI_DEVICE(0x1106, 0x9140), .driver_data = AZX_DRIVER_GENERIC }, /* SIS966 */ { PCI_DEVICE(0x1039, 0x7502), .driver_data = AZX_DRIVER_SIS }, /* ULI M5461 */ { PCI_DEVICE(0x10b9, 0x5461), .driver_data = AZX_DRIVER_ULI }, /* NVIDIA MCP */ { PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID), .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8, .class_mask = 0xffffff, .driver_data = AZX_DRIVER_NVIDIA | AZX_DCAPS_PRESET_NVIDIA }, /* Teradici */ { PCI_DEVICE(0x6549, 0x1200), .driver_data = AZX_DRIVER_TERA | AZX_DCAPS_NO_64BIT }, { PCI_DEVICE(0x6549, 0x2200), .driver_data = AZX_DRIVER_TERA | AZX_DCAPS_NO_64BIT }, /* Creative X-Fi (CA0110-IBG) */ /* CTHDA chips */ { PCI_DEVICE(0x1102, 0x0010), .driver_data = AZX_DRIVER_CTHDA | AZX_DCAPS_PRESET_CTHDA }, { PCI_DEVICE(0x1102, 0x0012), .driver_data = AZX_DRIVER_CTHDA | AZX_DCAPS_PRESET_CTHDA }, #if !IS_ENABLED(CONFIG_SND_CTXFI) /* the following entry conflicts with snd-ctxfi driver, * as ctxfi driver mutates from HD-audio to native mode with * a special command sequence. */ { PCI_DEVICE(PCI_VENDOR_ID_CREATIVE, PCI_ANY_ID), .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8, .class_mask = 0xffffff, .driver_data = AZX_DRIVER_CTX | AZX_DCAPS_CTX_WORKAROUND | AZX_DCAPS_NO_64BIT | AZX_DCAPS_POSFIX_LPIB }, #else /* this entry seems still valid -- i.e. without emu20kx chip */ { PCI_DEVICE(0x1102, 0x0009), .driver_data = AZX_DRIVER_CTX | AZX_DCAPS_CTX_WORKAROUND | AZX_DCAPS_NO_64BIT | AZX_DCAPS_POSFIX_LPIB }, #endif /* CM8888 */ { PCI_DEVICE(0x13f6, 0x5011), .driver_data = AZX_DRIVER_CMEDIA | AZX_DCAPS_NO_MSI | AZX_DCAPS_POSFIX_LPIB | AZX_DCAPS_SNOOP_OFF }, /* Vortex86MX */ { PCI_DEVICE(0x17f3, 0x3010), .driver_data = AZX_DRIVER_GENERIC }, /* VMware HDAudio */ { PCI_DEVICE(0x15ad, 0x1977), .driver_data = AZX_DRIVER_GENERIC }, /* AMD/ATI Generic, PCI class code and Vendor ID for HD Audio */ { PCI_DEVICE(PCI_VENDOR_ID_ATI, PCI_ANY_ID), .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8, .class_mask = 0xffffff, .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_HDMI }, { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_ANY_ID), .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8, .class_mask = 0xffffff, .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_HDMI }, { 0, } }; MODULE_DEVICE_TABLE(pci, azx_ids); /* pci_driver definition */ static struct pci_driver azx_driver = { .name = KBUILD_MODNAME, .id_table = azx_ids, .probe = azx_probe, .remove = azx_remove, .shutdown = azx_shutdown, .driver = { .pm = AZX_PM_OPS, }, }; module_pci_driver(azx_driver);

Overall Contributors

PersonTokensPropCommitsCommitProp
takashi iwaitakashi iwai678060.67%17252.92%
dylan reiddylan reid8877.94%154.62%
jaroslav kyselajaroslav kysela6776.06%72.15%
mengdong linmengdong lin3373.02%113.38%
wang xingchaowang xingchao3032.71%61.85%
libin yanglibin yang2232.00%113.38%
han luhan lu1741.56%41.23%
andiry xuandiry xu1401.25%30.92%
clemens ladischclemens ladisch1281.15%10.31%
david henningssondavid henningsson1070.96%61.85%
james ralstonjames ralston1010.90%41.23%
xiong zhangxiong zhang1000.89%10.31%
maruthi srinivas bayyavarapumaruthi srinivas bayyavarapu960.86%20.62%
daniel t chendaniel t chen900.81%103.08%
dave airliedave airlie770.69%10.31%
vinod koulvinod koul730.65%20.62%
pierre-louis bossartpierre-louis bossart550.49%30.92%
felix kuehlingfelix kuehling480.43%30.92%
seth heasleyseth heasley470.42%61.85%
wolke liuwolke liu460.41%20.62%
tobin davistobin davis410.37%20.62%
peer chenpeer chen410.37%20.62%
daniel j bluemandaniel j blueman350.31%20.62%
alexandra yatesalexandra yates330.30%10.31%
alex deucheralex deucher320.29%10.31%
annie liuannie liu300.27%10.31%
kailang yangkailang yang280.25%20.62%
benjamin herrenschmidtbenjamin herrenschmidt280.25%10.31%
vinod gvinod g260.23%10.31%
frederick lifrederick li260.23%10.31%
stephen hemmingerstephen hemminger220.20%10.31%
jason gastonjason gaston210.19%41.23%
devin rylesdevin ryles170.15%10.31%
awais belalawais belal160.14%10.31%
chiau ee chewchiau ee chew160.14%10.31%
herton ronaldo krzesinskiherton ronaldo krzesinski160.14%10.31%
lars r. damerowlars r. damerow160.14%10.31%
quentin lambertquentin lambert160.14%10.31%
steven newburysteven newbury160.14%10.31%
otavio salvadorotavio salvador150.13%10.31%
u. artie eoffu. artie eoff150.13%10.31%
wu fengguangwu fengguang150.13%10.31%
bankim bhavsarbankim bhavsar150.13%10.31%
yang hongyangyang hongyang140.13%10.31%
pavel machekpavel machek130.12%10.31%
li pengli peng130.12%10.31%
michele ballabiomichele ballabio120.11%10.31%
ralf gerbigralf gerbig120.11%10.31%
ozan caglayanozan caglayan110.10%10.31%
peter wupeter wu110.10%10.31%
imre deakimre deak110.10%20.62%
vitaliy kulikovvitaliy kulikov70.06%10.31%
lukas wunnerlukas wunner60.05%10.31%
benoit tainebenoit taine60.05%10.31%
adam lackorzynskiadam lackorzynski60.05%10.31%
heiner kallweitheiner kallweit50.04%10.31%
ingo molnaringo molnar40.04%10.31%
linus torvaldslinus torvalds30.03%10.31%
randy dunlaprandy dunlap30.03%10.31%
andrew mortonandrew morton30.03%10.31%
matt portermatt porter30.03%10.31%
thierry redingthierry reding20.02%10.31%
rusty russellrusty russell20.02%10.31%
ville syrjalaville syrjala10.01%10.31%
rafael j. wysockirafael j. wysocki10.01%10.31%
luis r. rodriguezluis r. rodriguez10.01%10.31%
arjan van de venarjan van de ven10.01%10.31%
bill pembertonbill pemberton0.00%00.00%
Total11176100.00%325100.00%
Directory: sound/pci/hda
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
{% endraw %}