Release 4.7 sound/pci/ice1712/ice1712.h
#ifndef __SOUND_ICE1712_H
#define __SOUND_ICE1712_H
/*
* ALSA driver for ICEnsemble ICE1712 (Envy24)
*
* Copyright (c) 2000 Jaroslav Kysela <perex@perex.cz>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*
*/
#include <linux/io.h>
#include <sound/control.h>
#include <sound/ac97_codec.h>
#include <sound/rawmidi.h>
#include <sound/i2c.h>
#include <sound/ak4xxx-adda.h>
#include <sound/ak4114.h>
#include <sound/pt2258.h>
#include <sound/pcm.h>
#include <sound/mpu401.h>
/*
* Direct registers
*/
#define ICEREG(ice, x) ((ice)->port + ICE1712_REG_##x)
#define ICE1712_REG_CONTROL 0x00
/* byte */
#define ICE1712_RESET 0x80
/* soft reset whole chip */
#define ICE1712_SERR_ASSERT_DS_DMA 0x40
/* disabled SERR# assertion for the DS DMA Ch-C irq otherwise enabled */
#define ICE1712_DOS_VOL 0x10
/* DOS WT/FM volume control */
#define ICE1712_SERR_LEVEL 0x08
/* SERR# level otherwise edge */
#define ICE1712_SERR_ASSERT_SB 0x02
/* disabled SERR# assertion for SB irq otherwise enabled */
#define ICE1712_NATIVE 0x01
/* native mode otherwise SB */
#define ICE1712_REG_IRQMASK 0x01
/* byte */
#define ICE1712_IRQ_MPU1 0x80
/* MIDI irq mask */
#define ICE1712_IRQ_TIMER 0x40
/* Timer mask */
#define ICE1712_IRQ_MPU2 0x20
/* Secondary MIDI irq mask */
#define ICE1712_IRQ_PROPCM 0x10
/* professional multi-track */
#define ICE1712_IRQ_FM 0x08
/* FM/MIDI - legacy */
#define ICE1712_IRQ_PBKDS 0x04
/* playback DS channels */
#define ICE1712_IRQ_CONCAP 0x02
/* consumer capture */
#define ICE1712_IRQ_CONPBK 0x01
/* consumer playback */
#define ICE1712_REG_IRQSTAT 0x02
/* byte */
/* look to ICE1712_IRQ_* */
#define ICE1712_REG_INDEX 0x03
/* byte - indirect CCIxx regs */
#define ICE1712_REG_DATA 0x04
/* byte - indirect CCIxx regs */
#define ICE1712_REG_NMI_STAT1 0x05
/* byte */
#define ICE1712_REG_NMI_DATA 0x06
/* byte */
#define ICE1712_REG_NMI_INDEX 0x07
/* byte */
#define ICE1712_REG_AC97_INDEX 0x08
/* byte */
#define ICE1712_REG_AC97_CMD 0x09
/* byte */
#define ICE1712_AC97_COLD 0x80
/* cold reset */
#define ICE1712_AC97_WARM 0x40
/* warm reset */
#define ICE1712_AC97_WRITE 0x20
/* W: write, R: write in progress */
#define ICE1712_AC97_READ 0x10
/* W: read, R: read in progress */
#define ICE1712_AC97_READY 0x08
/* codec ready status bit */
#define ICE1712_AC97_PBK_VSR 0x02
/* playback VSR */
#define ICE1712_AC97_CAP_VSR 0x01
/* capture VSR */
#define ICE1712_REG_AC97_DATA 0x0a
/* word (little endian) */
#define ICE1712_REG_MPU1_CTRL 0x0c
/* byte */
#define ICE1712_REG_MPU1_DATA 0x0d
/* byte */
#define ICE1712_REG_I2C_DEV_ADDR 0x10
/* byte */
#define ICE1712_I2C_WRITE 0x01
/* write direction */
#define ICE1712_REG_I2C_BYTE_ADDR 0x11
/* byte */
#define ICE1712_REG_I2C_DATA 0x12
/* byte */
#define ICE1712_REG_I2C_CTRL 0x13
/* byte */
#define ICE1712_I2C_EEPROM 0x80
/* EEPROM exists */
#define ICE1712_I2C_BUSY 0x01
/* busy bit */
#define ICE1712_REG_CONCAP_ADDR 0x14
/* dword - consumer capture */
#define ICE1712_REG_CONCAP_COUNT 0x18
/* word - current/base count */
#define ICE1712_REG_SERR_SHADOW 0x1b
/* byte */
#define ICE1712_REG_MPU2_CTRL 0x1c
/* byte */
#define ICE1712_REG_MPU2_DATA 0x1d
/* byte */
#define ICE1712_REG_TIMER 0x1e
/* word */
/*
* Indirect registers
*/
#define ICE1712_IREG_PBK_COUNT_LO 0x00
#define ICE1712_IREG_PBK_COUNT_HI 0x01
#define ICE1712_IREG_PBK_CTRL 0x02
#define ICE1712_IREG_PBK_LEFT 0x03
/* left volume */
#define ICE1712_IREG_PBK_RIGHT 0x04
/* right volume */
#define ICE1712_IREG_PBK_SOFT 0x05
/* soft volume */
#define ICE1712_IREG_PBK_RATE_LO 0x06
#define ICE1712_IREG_PBK_RATE_MID 0x07
#define ICE1712_IREG_PBK_RATE_HI 0x08
#define ICE1712_IREG_CAP_COUNT_LO 0x10
#define ICE1712_IREG_CAP_COUNT_HI 0x11
#define ICE1712_IREG_CAP_CTRL 0x12
#define ICE1712_IREG_GPIO_DATA 0x20
#define ICE1712_IREG_GPIO_WRITE_MASK 0x21
#define ICE1712_IREG_GPIO_DIRECTION 0x22
#define ICE1712_IREG_CONSUMER_POWERDOWN 0x30
#define ICE1712_IREG_PRO_POWERDOWN 0x31
/*
* Consumer section direct DMA registers
*/
#define ICEDS(ice, x) ((ice)->dmapath_port + ICE1712_DS_##x)
#define ICE1712_DS_INTMASK 0x00
/* word - interrupt mask */
#define ICE1712_DS_INTSTAT 0x02
/* word - interrupt status */
#define ICE1712_DS_DATA 0x04
/* dword - channel data */
#define ICE1712_DS_INDEX 0x08
/* dword - channel index */
/*
* Consumer section channel registers
*/
#define ICE1712_DSC_ADDR0 0x00
/* dword - base address 0 */
#define ICE1712_DSC_COUNT0 0x01
/* word - count 0 */
#define ICE1712_DSC_ADDR1 0x02
/* dword - base address 1 */
#define ICE1712_DSC_COUNT1 0x03
/* word - count 1 */
#define ICE1712_DSC_CONTROL 0x04
/* byte - control & status */
#define ICE1712_BUFFER1 0x80
/* buffer1 is active */
#define ICE1712_BUFFER1_AUTO 0x40
/* buffer1 auto init */
#define ICE1712_BUFFER0_AUTO 0x20
/* buffer0 auto init */
#define ICE1712_FLUSH 0x10
/* flush FIFO */
#define ICE1712_STEREO 0x08
/* stereo */
#define ICE1712_16BIT 0x04
/* 16-bit data */
#define ICE1712_PAUSE 0x02
/* pause */
#define ICE1712_START 0x01
/* start */
#define ICE1712_DSC_RATE 0x05
/* dword - rate */
#define ICE1712_DSC_VOLUME 0x06
/* word - volume control */
/*
* Professional multi-track direct control registers
*/
#define ICEMT(ice, x) ((ice)->profi_port + ICE1712_MT_##x)
#define ICE1712_MT_IRQ 0x00
/* byte - interrupt mask */
#define ICE1712_MULTI_CAPTURE 0x80
/* capture IRQ */
#define ICE1712_MULTI_PLAYBACK 0x40
/* playback IRQ */
#define ICE1712_MULTI_CAPSTATUS 0x02
/* capture IRQ status */
#define ICE1712_MULTI_PBKSTATUS 0x01
/* playback IRQ status */
#define ICE1712_MT_RATE 0x01
/* byte - sampling rate select */
#define ICE1712_SPDIF_MASTER 0x10
/* S/PDIF input is master clock */
#define ICE1712_MT_I2S_FORMAT 0x02
/* byte - I2S data format */
#define ICE1712_MT_AC97_INDEX 0x04
/* byte - AC'97 index */
#define ICE1712_MT_AC97_CMD 0x05
/* byte - AC'97 command & status */
/* look to ICE1712_AC97_* */
#define ICE1712_MT_AC97_DATA 0x06
/* word - AC'97 data */
#define ICE1712_MT_PLAYBACK_ADDR 0x10
/* dword - playback address */
#define ICE1712_MT_PLAYBACK_SIZE 0x14
/* word - playback size */
#define ICE1712_MT_PLAYBACK_COUNT 0x16
/* word - playback count */
#define ICE1712_MT_PLAYBACK_CONTROL 0x18
/* byte - control */
#define ICE1712_CAPTURE_START_SHADOW 0x04
/* capture start */
#define ICE1712_PLAYBACK_PAUSE 0x02
/* playback pause */
#define ICE1712_PLAYBACK_START 0x01
/* playback start */
#define ICE1712_MT_CAPTURE_ADDR 0x20
/* dword - capture address */
#define ICE1712_MT_CAPTURE_SIZE 0x24
/* word - capture size */
#define ICE1712_MT_CAPTURE_COUNT 0x26
/* word - capture count */
#define ICE1712_MT_CAPTURE_CONTROL 0x28
/* byte - control */
#define ICE1712_CAPTURE_START 0x01
/* capture start */
#define ICE1712_MT_ROUTE_PSDOUT03 0x30
/* word */
#define ICE1712_MT_ROUTE_SPDOUT 0x32
/* word */
#define ICE1712_MT_ROUTE_CAPTURE 0x34
/* dword */
#define ICE1712_MT_MONITOR_VOLUME 0x38
/* word */
#define ICE1712_MT_MONITOR_INDEX 0x3a
/* byte */
#define ICE1712_MT_MONITOR_RATE 0x3b
/* byte */
#define ICE1712_MT_MONITOR_ROUTECTRL 0x3c
/* byte */
#define ICE1712_ROUTE_AC97 0x01
/* route digital mixer output to AC'97 */
#define ICE1712_MT_MONITOR_PEAKINDEX 0x3e
/* byte */
#define ICE1712_MT_MONITOR_PEAKDATA 0x3f
/* byte */
/*
* Codec configuration bits
*/
/* PCI[60] System Configuration */
#define ICE1712_CFG_CLOCK 0xc0
#define ICE1712_CFG_CLOCK512 0x00
/* 22.5692Mhz, 44.1kHz*512 */
#define ICE1712_CFG_CLOCK384 0x40
/* 16.9344Mhz, 44.1kHz*384 */
#define ICE1712_CFG_EXT 0x80
/* external clock */
#define ICE1712_CFG_2xMPU401 0x20
/* two MPU401 UARTs */
#define ICE1712_CFG_NO_CON_AC97 0x10
/* consumer AC'97 codec is not present */
#define ICE1712_CFG_ADC_MASK 0x0c
/* one, two, three, four stereo ADCs */
#define ICE1712_CFG_DAC_MASK 0x03
/* one, two, three, four stereo DACs */
/* PCI[61] AC-Link Configuration */
#define ICE1712_CFG_PRO_I2S 0x80
/* multitrack converter: I2S or AC'97 */
#define ICE1712_CFG_AC97_PACKED 0x01
/* split or packed mode - AC'97 */
/* PCI[62] I2S Features */
#define ICE1712_CFG_I2S_VOLUME 0x80
/* volume/mute capability */
#define ICE1712_CFG_I2S_96KHZ 0x40
/* supports 96kHz sampling */
#define ICE1712_CFG_I2S_RESMASK 0x30
/* resolution mask, 16,18,20,24-bit */
#define ICE1712_CFG_I2S_OTHER 0x0f
/* other I2S IDs */
/* PCI[63] S/PDIF Configuration */
#define ICE1712_CFG_I2S_CHIPID 0xfc
/* I2S chip ID */
#define ICE1712_CFG_SPDIF_IN 0x02
/* S/PDIF input is present */
#define ICE1712_CFG_SPDIF_OUT 0x01
/* S/PDIF output is present */
/*
* DMA mode values
* identical with DMA_XXX on i386 architecture.
*/
#define ICE1712_DMA_MODE_WRITE 0x48
#define ICE1712_DMA_AUTOINIT 0x10
/*
*
*/
struct snd_ice1712;
struct snd_ice1712_eeprom {
unsigned int subvendor; /* PCI[2c-2f] */
unsigned char size; /* size of EEPROM image in bytes */
unsigned char version; /* must be 1 (or 2 for vt1724) */
unsigned char data[32];
unsigned int gpiomask;
unsigned int gpiostate;
unsigned int gpiodir;
};
enum {
ICE_EEP1_CODEC = 0, /* 06 */
ICE_EEP1_ACLINK, /* 07 */
ICE_EEP1_I2SID, /* 08 */
ICE_EEP1_SPDIF, /* 09 */
ICE_EEP1_GPIO_MASK, /* 0a */
ICE_EEP1_GPIO_STATE, /* 0b */
ICE_EEP1_GPIO_DIR, /* 0c */
ICE_EEP1_AC97_MAIN_LO, /* 0d */
ICE_EEP1_AC97_MAIN_HI, /* 0e */
ICE_EEP1_AC97_PCM_LO, /* 0f */
ICE_EEP1_AC97_PCM_HI, /* 10 */
ICE_EEP1_AC97_REC_LO, /* 11 */
ICE_EEP1_AC97_REC_HI, /* 12 */
ICE_EEP1_AC97_RECSRC, /* 13 */
ICE_EEP1_DAC_ID, /* 14 */
ICE_EEP1_DAC_ID1,
ICE_EEP1_DAC_ID2,
ICE_EEP1_DAC_ID3,
ICE_EEP1_ADC_ID, /* 18 */
ICE_EEP1_ADC_ID1,
ICE_EEP1_ADC_ID2,
ICE_EEP1_ADC_ID3
};
#define ice_has_con_ac97(ice) (!((ice)->eeprom.data[ICE_EEP1_CODEC] & ICE1712_CFG_NO_CON_AC97))
struct snd_ak4xxx_private {
unsigned int cif:1; /* CIF mode */
unsigned char caddr; /* C0 and C1 bits */
unsigned int data_mask; /* DATA gpio bit */
unsigned int clk_mask; /* CLK gpio bit */
unsigned int cs_mask; /* bit mask for select/deselect address */
unsigned int cs_addr; /* bits to select address */
unsigned int cs_none; /* bits to deselect address */
unsigned int add_flags; /* additional bits at init */
unsigned int mask_flags; /* total mask bits */
struct snd_akm4xxx_ops {
void (*set_rate_val)(struct snd_akm4xxx *ak, unsigned int rate);
}
ops;
};
struct snd_ice1712_spdif {
unsigned char cs8403_bits;
unsigned char cs8403_stream_bits;
struct snd_kcontrol *stream_ctl;
struct snd_ice1712_spdif_ops {
void (*open)(struct snd_ice1712 *, struct snd_pcm_substream *);
void (*setup_rate)(struct snd_ice1712 *, int rate);
void (*close)(struct snd_ice1712 *, struct snd_pcm_substream *);
void (*default_get)(struct snd_ice1712 *, struct snd_ctl_elem_value *ucontrol);
int (*default_put)(struct snd_ice1712 *, struct snd_ctl_elem_value *ucontrol);
void (*stream_get)(struct snd_ice1712 *, struct snd_ctl_elem_value *ucontrol);
int (*stream_put)(struct snd_ice1712 *, struct snd_ctl_elem_value *ucontrol);
}
ops;
};
struct snd_ice1712_card_info;
struct snd_ice1712 {
unsigned long conp_dma_size;
unsigned long conc_dma_size;
unsigned long prop_dma_size;
unsigned long proc_dma_size;
int irq;
unsigned long port;
unsigned long ddma_port;
unsigned long dmapath_port;
unsigned long profi_port;
struct pci_dev *pci;
struct snd_card *card;
struct snd_pcm *pcm;
struct snd_pcm *pcm_ds;
struct snd_pcm *pcm_pro;
struct snd_pcm_substream *playback_con_substream;
struct snd_pcm_substream *playback_con_substream_ds[6];
struct snd_pcm_substream *capture_con_substream;
struct snd_pcm_substream *playback_pro_substream;
struct snd_pcm_substream *capture_pro_substream;
unsigned int playback_pro_size;
unsigned int capture_pro_size;
unsigned int playback_con_virt_addr[6];
unsigned int playback_con_active_buf[6];
unsigned int capture_con_virt_addr;
unsigned int ac97_ext_id;
struct snd_ac97 *ac97;
struct snd_rawmidi *rmidi[2];
spinlock_t reg_lock;
struct snd_info_entry *proc_entry;
struct snd_ice1712_eeprom eeprom;
struct snd_ice1712_card_info *card_info;
unsigned int pro_volumes[20];
unsigned int omni:1; /* Delta Omni I/O */
unsigned int dxr_enable:1; /* Terratec DXR enable for DMX6FIRE */
unsigned int vt1724:1;
unsigned int vt1720:1;
unsigned int has_spdif:1; /* VT1720/4 - has SPDIF I/O */
unsigned int force_pdma4:1; /* VT1720/4 - PDMA4 as non-spdif */
unsigned int force_rdma1:1; /* VT1720/4 - RDMA1 as non-spdif */
unsigned int midi_output:1; /* VT1720/4: MIDI output triggered */
unsigned int midi_input:1; /* VT1720/4: MIDI input triggered */
unsigned int own_routing:1; /* VT1720/4: use own routing ctls */
unsigned int num_total_dacs; /* total DACs */
unsigned int num_total_adcs; /* total ADCs */
unsigned int cur_rate; /* current rate */
struct mutex open_mutex;
struct snd_pcm_substream *pcm_reserved[4];
struct snd_pcm_hw_constraint_list *hw_rates; /* card-specific rate constraints */
unsigned int akm_codecs;
struct snd_akm4xxx *akm;
struct snd_ice1712_spdif spdif;
struct mutex i2c_mutex; /* I2C mutex for ICE1724 registers */
struct snd_i2c_bus *i2c; /* I2C bus */
struct snd_i2c_device *cs8427; /* CS8427 I2C device */
unsigned int cs8427_timeout; /* CS8427 reset timeout in HZ/100 */
struct ice1712_gpio {
unsigned int direction; /* current direction bits */
unsigned int write_mask; /* current mask bits */
unsigned int saved[2]; /* for ewx_i2c */
/* operators */
void (*set_mask)(struct snd_ice1712 *ice, unsigned int data);
unsigned int (*get_mask)(struct snd_ice1712 *ice);
void (*set_dir)(struct snd_ice1712 *ice, unsigned int data);
unsigned int (*get_dir)(struct snd_ice1712 *ice);
void (*set_data)(struct snd_ice1712 *ice, unsigned int data);
unsigned int (*get_data)(struct snd_ice1712 *ice);
/* misc operators - move to another place? */
void (*set_pro_rate)(struct snd_ice1712 *ice, unsigned int rate);
void (*i2s_mclk_changed)(struct snd_ice1712 *ice);
}
gpio;
struct mutex gpio_mutex;
/* other board-specific data */
void *spec;
/* VT172x specific */
int pro_rate_default;
int (*is_spdif_master)(struct snd_ice1712 *ice);
unsigned int (*get_rate)(struct snd_ice1712 *ice);
void (*set_rate)(struct snd_ice1712 *ice, unsigned int rate);
unsigned char (*set_mclk)(struct snd_ice1712 *ice, unsigned int rate);
int (*set_spdif_clock)(struct snd_ice1712 *ice, int type);
int (*get_spdif_master_type)(struct snd_ice1712 *ice);
const char * const *ext_clock_names;
int ext_clock_count;
void (*pro_open)(struct snd_ice1712 *, struct snd_pcm_substream *);
#ifdef CONFIG_PM_SLEEP
int (*pm_suspend)(struct snd_ice1712 *);
int (*pm_resume)(struct snd_ice1712 *);
unsigned int pm_suspend_enabled:1;
unsigned int pm_saved_is_spdif_master:1;
unsigned int pm_saved_spdif_ctrl;
unsigned char pm_saved_spdif_cfg;
unsigned int pm_saved_route;
#endif
};
/*
* gpio access functions
*/
static inline void snd_ice1712_gpio_set_dir(struct snd_ice1712 *ice, unsigned int bits)
{
ice->gpio.set_dir(ice, bits);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| jaroslav kysela | jaroslav kysela | 25 | 92.59% | 1 | 50.00% |
| takashi iwai | takashi iwai | 2 | 7.41% | 1 | 50.00% |
| Total | 27 | 100.00% | 2 | 100.00% |
static inline unsigned int snd_ice1712_gpio_get_dir(struct snd_ice1712 *ice)
{
return ice->gpio.get_dir(ice);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| pavel hofman | pavel hofman | 23 | 100.00% | 1 | 100.00% |
| Total | 23 | 100.00% | 1 | 100.00% |
static inline void snd_ice1712_gpio_set_mask(struct snd_ice1712 *ice, unsigned int bits)
{
ice->gpio.set_mask(ice, bits);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| jaroslav kysela | jaroslav kysela | 25 | 92.59% | 1 | 50.00% |
| takashi iwai | takashi iwai | 2 | 7.41% | 1 | 50.00% |
| Total | 27 | 100.00% | 2 | 100.00% |
static inline void snd_ice1712_gpio_write(struct snd_ice1712 *ice, unsigned int val)
{
ice->gpio.set_data(ice, val);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| jaroslav kysela | jaroslav kysela | 25 | 92.59% | 1 | 50.00% |
| takashi iwai | takashi iwai | 2 | 7.41% | 1 | 50.00% |
| Total | 27 | 100.00% | 2 | 100.00% |
static inline unsigned int snd_ice1712_gpio_read(struct snd_ice1712 *ice)
{
return ice->gpio.get_data(ice);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| jaroslav kysela | jaroslav kysela | 21 | 91.30% | 1 | 50.00% |
| takashi iwai | takashi iwai | 2 | 8.70% | 1 | 50.00% |
| Total | 23 | 100.00% | 2 | 100.00% |
/*
* save and restore gpio status
* The access to gpio will be protected by mutex, so don't forget to
* restore!
*/
static inline void snd_ice1712_save_gpio_status(struct snd_ice1712 *ice)
{
mutex_lock(&ice->gpio_mutex);
ice->gpio.saved[0] = ice->gpio.direction;
ice->gpio.saved[1] = ice->gpio.write_mask;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| jaroslav kysela | jaroslav kysela | 47 | 94.00% | 1 | 33.33% |
| takashi iwai | takashi iwai | 2 | 4.00% | 1 | 33.33% |
| ingo molnar | ingo molnar | 1 | 2.00% | 1 | 33.33% |
| Total | 50 | 100.00% | 3 | 100.00% |
static inline void snd_ice1712_restore_gpio_status(struct snd_ice1712 *ice)
{
ice->gpio.set_dir(ice, ice->gpio.saved[0]);
ice->gpio.set_mask(ice, ice->gpio.saved[1]);
ice->gpio.direction = ice->gpio.saved[0];
ice->gpio.write_mask = ice->gpio.saved[1];
mutex_unlock(&ice->gpio_mutex);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| jaroslav kysela | jaroslav kysela | 83 | 96.51% | 1 | 33.33% |
| takashi iwai | takashi iwai | 2 | 2.33% | 1 | 33.33% |
| ingo molnar | ingo molnar | 1 | 1.16% | 1 | 33.33% |
| Total | 86 | 100.00% | 3 | 100.00% |
/* for bit controls */
#define ICE1712_GPIO(xiface, xname, xindex, mask, invert, xaccess) \
{ .iface = xiface, .name = xname, .access = xaccess, .info = snd_ctl_boolean_mono_info, \
.get = snd_ice1712_gpio_get, .put = snd_ice1712_gpio_put, \
.private_value = mask | (invert << 24) }
int snd_ice1712_gpio_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol);
int snd_ice1712_gpio_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol);
/*
* set gpio direction, write mask and data
*/
static inline void snd_ice1712_gpio_write_bits(struct snd_ice1712 *ice,
unsigned int mask, unsigned int bits)
{
unsigned val;
ice->gpio.direction |= mask;
snd_ice1712_gpio_set_dir(ice, ice->gpio.direction);
val = snd_ice1712_gpio_read(ice);
val &= ~mask;
val |= mask & bits;
snd_ice1712_gpio_write(ice, val);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| jaroslav kysela | jaroslav kysela | 48 | 71.64% | 2 | 50.00% |
| karsten wiese | karsten wiese | 17 | 25.37% | 1 | 25.00% |
| takashi iwai | takashi iwai | 2 | 2.99% | 1 | 25.00% |
| Total | 67 | 100.00% | 4 | 100.00% |
static inline int snd_ice1712_gpio_read_bits(struct snd_ice1712 *ice,
unsigned int mask)
{
ice->gpio.direction &= ~mask;
snd_ice1712_gpio_set_dir(ice, ice->gpio.direction);
return snd_ice1712_gpio_read(ice) & mask;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| jochen voss | jochen voss | 44 | 100.00% | 1 | 100.00% |
| Total | 44 | 100.00% | 1 | 100.00% |
/* route access functions */
int snd_ice1724_get_route_val(struct snd_ice1712 *ice, int shift);
int snd_ice1724_put_route_val(struct snd_ice1712 *ice, unsigned int val,
int shift);
int snd_ice1712_spdif_build_controls(struct snd_ice1712 *ice);
int snd_ice1712_akm4xxx_init(struct snd_akm4xxx *ak,
const struct snd_akm4xxx *template,
const struct snd_ak4xxx_private *priv,
struct snd_ice1712 *ice);
void snd_ice1712_akm4xxx_free(struct snd_ice1712 *ice);
int snd_ice1712_akm4xxx_build_controls(struct snd_ice1712 *ice);
int snd_ice1712_init_cs8427(struct snd_ice1712 *ice, int addr);
static inline void snd_ice1712_write(struct snd_ice1712 *ice, u8 addr, u8 data)
{
outb(addr, ICEREG(ice, INDEX));
outb(data, ICEREG(ice, DATA));
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| jaroslav kysela | jaroslav kysela | 40 | 95.24% | 1 | 50.00% |
| takashi iwai | takashi iwai | 2 | 4.76% | 1 | 50.00% |
| Total | 42 | 100.00% | 2 | 100.00% |
static inline u8 snd_ice1712_read(struct snd_ice1712 *ice, u8 addr)
{
outb(addr, ICEREG(ice, INDEX));
return inb(ICEREG(ice, DATA));
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| jaroslav kysela | jaroslav kysela | 36 | 94.74% | 1 | 50.00% |
| takashi iwai | takashi iwai | 2 | 5.26% | 1 | 50.00% |
| Total | 38 | 100.00% | 2 | 100.00% |
/*
* entry pointer
*/
struct snd_ice1712_card_info {
unsigned int subvendor;
const char *name;
const char *model;
const char *driver;
int (*chip_init)(struct snd_ice1712 *);
void (*chip_exit)(struct snd_ice1712 *);
int (*build_controls)(struct snd_ice1712 *);
unsigned int no_mpu401:1;
unsigned int mpu401_1_info_flags;
unsigned int mpu401_2_info_flags;
const char *mpu401_1_name;
const char *mpu401_2_name;
const unsigned int eeprom_size;
const unsigned char *eeprom_data;
};
#endif /* __SOUND_ICE1712_H */
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| jaroslav kysela | jaroslav kysela | 1821 | 77.03% | 21 | 47.73% |
| takashi iwai | takashi iwai | 179 | 7.57% | 8 | 18.18% |
| pavel hofman | pavel hofman | 161 | 6.81% | 3 | 6.82% |
| igor chernyshev | igor chernyshev | 48 | 2.03% | 1 | 2.27% |
| jochen voss | jochen voss | 47 | 1.99% | 1 | 2.27% |
| alan horstmann | alan horstmann | 28 | 1.18% | 3 | 6.82% |
| konstantinos tsimpoukas | konstantinos tsimpoukas | 21 | 0.89% | 1 | 2.27% |
| ondrej zary | ondrej zary | 19 | 0.80% | 1 | 2.27% |
| karsten wiese | karsten wiese | 17 | 0.72% | 1 | 2.27% |
| clemens ladisch | clemens ladisch | 14 | 0.59% | 1 | 2.27% |
| ingo molnar | ingo molnar | 5 | 0.21% | 1 | 2.27% |
| dan carpenter | dan carpenter | 2 | 0.08% | 1 | 2.27% |
| alexander beregalov | alexander beregalov | 2 | 0.08% | 1 | 2.27% |
| Total | 2364 | 100.00% | 44 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.