Release 4.8 arch/arm64/include/asm/arch_timer.h
/*
* arch/arm64/include/asm/arch_timer.h
*
* Copyright (C) 2012 ARM Ltd.
* Author: Marc Zyngier <marc.zyngier@arm.com>
*
* This program is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef __ASM_ARCH_TIMER_H
#define __ASM_ARCH_TIMER_H
#include <asm/barrier.h>
#include <linux/bug.h>
#include <linux/init.h>
#include <linux/types.h>
#include <clocksource/arm_arch_timer.h>
/*
* These register accessors are marked inline so the compiler can
* nicely work out which register we want, and chuck away the rest of
* the code.
*/
static __always_inline
void arch_timer_reg_write_cp15(int access, enum arch_timer_reg reg, u32 val)
{
if (access == ARCH_TIMER_PHYS_ACCESS) {
switch (reg) {
case ARCH_TIMER_REG_CTRL:
asm volatile("msr cntp_ctl_el0, %0" : : "r" (val));
break;
case ARCH_TIMER_REG_TVAL:
asm volatile("msr cntp_tval_el0, %0" : : "r" (val));
break;
}
} else if (access == ARCH_TIMER_VIRT_ACCESS) {
switch (reg) {
case ARCH_TIMER_REG_CTRL:
asm volatile("msr cntv_ctl_el0, %0" : : "r" (val));
break;
case ARCH_TIMER_REG_TVAL:
asm volatile("msr cntv_tval_el0, %0" : : "r" (val));
break;
}
}
isb();
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| mark rutland | mark rutland | 39 | 50.65% | 1 | 25.00% |
| marc zyngier | marc zyngier | 34 | 44.16% | 1 | 25.00% |
| stephen boyd | stephen boyd | 4 | 5.19% | 2 | 50.00% |
| Total | 77 | 100.00% | 4 | 100.00% |
static __always_inline
u32 arch_timer_reg_read_cp15(int access, enum arch_timer_reg reg)
{
u32 val;
if (access == ARCH_TIMER_PHYS_ACCESS) {
switch (reg) {
case ARCH_TIMER_REG_CTRL:
asm volatile("mrs %0, cntp_ctl_el0" : "=r" (val));
break;
case ARCH_TIMER_REG_TVAL:
asm volatile("mrs %0, cntp_tval_el0" : "=r" (val));
break;
}
} else if (access == ARCH_TIMER_VIRT_ACCESS) {
switch (reg) {
case ARCH_TIMER_REG_CTRL:
asm volatile("mrs %0, cntv_ctl_el0" : "=r" (val));
break;
case ARCH_TIMER_REG_TVAL:
asm volatile("mrs %0, cntv_tval_el0" : "=r" (val));
break;
}
}
return val;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| mark rutland | mark rutland | 40 | 51.95% | 1 | 25.00% |
| marc zyngier | marc zyngier | 33 | 42.86% | 1 | 25.00% |
| stephen boyd | stephen boyd | 4 | 5.19% | 2 | 50.00% |
| Total | 77 | 100.00% | 4 | 100.00% |
static inline u32 arch_timer_get_cntfrq(void)
{
u32 val;
asm volatile("mrs %0, cntfrq_el0" : "=r" (val));
return val;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| mark rutland | mark rutland | 14 | 77.78% | 1 | 50.00% |
| marc zyngier | marc zyngier | 4 | 22.22% | 1 | 50.00% |
| Total | 18 | 100.00% | 2 | 100.00% |
static inline u32 arch_timer_get_cntkctl(void)
{
u32 cntkctl;
asm volatile("mrs %0, cntkctl_el1" : "=r" (cntkctl));
return cntkctl;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| marc zyngier | marc zyngier | 12 | 66.67% | 1 | 50.00% |
| sudeep karkadanagesha | sudeep karkadanagesha | 6 | 33.33% | 1 | 50.00% |
| Total | 18 | 100.00% | 2 | 100.00% |
static inline void arch_timer_set_cntkctl(u32 cntkctl)
{
asm volatile("msr cntkctl_el1, %0" : : "r" (cntkctl));
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| sudeep karkadanagesha | sudeep karkadanagesha | 13 | 100.00% | 1 | 100.00% |
| Total | 13 | 100.00% | 1 | 100.00% |
static inline u64 arch_counter_get_cntpct(void)
{
/*
* AArch64 kernel and user space mandate the use of CNTVCT.
*/
BUG();
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| sonny rao | sonny rao | 16 | 100.00% | 1 | 100.00% |
| Total | 16 | 100.00% | 1 | 100.00% |
static inline u64 arch_counter_get_cntvct(void)
{
u64 cval;
isb();
asm volatile("mrs %0, cntvct_el0" : "=r" (cval));
return cval;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| marc zyngier | marc zyngier | 16 | 76.19% | 1 | 33.33% |
| mark rutland | mark rutland | 5 | 23.81% | 2 | 66.67% |
| Total | 21 | 100.00% | 3 | 100.00% |
static inline int arch_timer_arch_init(void)
{
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| rob herring | rob herring | 12 | 100.00% | 1 | 100.00% |
| Total | 12 | 100.00% | 1 | 100.00% |
#endif
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| mark rutland | mark rutland | 111 | 40.07% | 2 | 22.22% |
| marc zyngier | marc zyngier | 107 | 38.63% | 1 | 11.11% |
| sudeep karkadanagesha | sudeep karkadanagesha | 19 | 6.86% | 1 | 11.11% |
| sonny rao | sonny rao | 16 | 5.78% | 1 | 11.11% |
| rob herring | rob herring | 12 | 4.33% | 1 | 11.11% |
| stephen boyd | stephen boyd | 9 | 3.25% | 2 | 22.22% |
| paul walmsley | paul walmsley | 3 | 1.08% | 1 | 11.11% |
| Total | 277 | 100.00% | 9 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.