Release 4.8 arch/mips/mm/sc-mips.c
/*
* Copyright (C) 2006 Chris Dearman (chris@mips.com),
*/
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/sched.h>
#include <linux/mm.h>
#include <asm/cpu-type.h>
#include <asm/mipsregs.h>
#include <asm/bcache.h>
#include <asm/cacheops.h>
#include <asm/page.h>
#include <asm/pgtable.h>
#include <asm/mmu_context.h>
#include <asm/r4kcache.h>
#include <asm/mips-cm.h>
/*
* MIPS32/MIPS64 L2 cache handling
*/
/*
* Writeback and invalidate the secondary cache before DMA.
*/
static void mips_sc_wback_inv(unsigned long addr, unsigned long size)
{
blast_scache_range(addr, addr + size);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| chris dearman | chris dearman | 22 | 95.65% | 1 | 50.00% |
| atsushi nemoto | atsushi nemoto | 1 | 4.35% | 1 | 50.00% |
| Total | 23 | 100.00% | 2 | 100.00% |
/*
* Invalidate the secondary cache before DMA.
*/
static void mips_sc_inv(unsigned long addr, unsigned long size)
{
unsigned long lsize = cpu_scache_line_size();
unsigned long almask = ~(lsize - 1);
cache_op(Hit_Writeback_Inv_SD, addr & almask);
cache_op(Hit_Writeback_Inv_SD, (addr + size - 1) & almask);
blast_inv_scache_range(addr, addr + size);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| kevin cernekee | kevin cernekee | 42 | 64.62% | 1 | 33.33% |
| chris dearman | chris dearman | 22 | 33.85% | 1 | 33.33% |
| atsushi nemoto | atsushi nemoto | 1 | 1.54% | 1 | 33.33% |
| Total | 65 | 100.00% | 3 | 100.00% |
static void mips_sc_enable(void)
{
/* L2 cache is permanently enabled */
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| chris dearman | chris dearman | 9 | 100.00% | 1 | 100.00% |
| Total | 9 | 100.00% | 1 | 100.00% |
static void mips_sc_disable(void)
{
/* L2 cache is permanently enabled */
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| chris dearman | chris dearman | 9 | 100.00% | 1 | 100.00% |
| Total | 9 | 100.00% | 1 | 100.00% |
static void mips_sc_prefetch_enable(void)
{
unsigned long pftctl;
if (mips_cm_revision() < CM_REV_CM2_5)
return;
/*
* If there is one or more L2 prefetch unit present then enable
* prefetching for both code & data, for all ports.
*/
pftctl = read_gcr_l2_pft_control();
if (pftctl & CM_GCR_L2_PFT_CONTROL_NPFT_MSK) {
pftctl &= ~CM_GCR_L2_PFT_CONTROL_PAGEMASK_MSK;
pftctl |= PAGE_MASK & CM_GCR_L2_PFT_CONTROL_PAGEMASK_MSK;
pftctl |= CM_GCR_L2_PFT_CONTROL_PFTEN_MSK;
write_gcr_l2_pft_control(pftctl);
pftctl = read_gcr_l2_pft_control_b();
pftctl |= CM_GCR_L2_PFT_CONTROL_B_PORTID_MSK;
pftctl |= CM_GCR_L2_PFT_CONTROL_B_CEN_MSK;
write_gcr_l2_pft_control_b(pftctl);
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| paul burton | paul burton | 72 | 100.00% | 1 | 100.00% |
| Total | 72 | 100.00% | 1 | 100.00% |
static void mips_sc_prefetch_disable(void)
{
unsigned long pftctl;
if (mips_cm_revision() < CM_REV_CM2_5)
return;
pftctl = read_gcr_l2_pft_control();
pftctl &= ~CM_GCR_L2_PFT_CONTROL_PFTEN_MSK;
write_gcr_l2_pft_control(pftctl);
pftctl = read_gcr_l2_pft_control_b();
pftctl &= ~CM_GCR_L2_PFT_CONTROL_B_PORTID_MSK;
pftctl &= ~CM_GCR_L2_PFT_CONTROL_B_CEN_MSK;
write_gcr_l2_pft_control_b(pftctl);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| paul burton | paul burton | 55 | 100.00% | 1 | 100.00% |
| Total | 55 | 100.00% | 1 | 100.00% |
static bool mips_sc_prefetch_is_enabled(void)
{
unsigned long pftctl;
if (mips_cm_revision() < CM_REV_CM2_5)
return false;
pftctl = read_gcr_l2_pft_control();
if (!(pftctl & CM_GCR_L2_PFT_CONTROL_NPFT_MSK))
return false;
return !!(pftctl & CM_GCR_L2_PFT_CONTROL_PFTEN_MSK);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| paul burton | paul burton | 48 | 100.00% | 1 | 100.00% |
| Total | 48 | 100.00% | 1 | 100.00% |
static struct bcache_ops mips_sc_ops = {
.bc_enable = mips_sc_enable,
.bc_disable = mips_sc_disable,
.bc_wback_inv = mips_sc_wback_inv,
.bc_inv = mips_sc_inv,
.bc_prefetch_enable = mips_sc_prefetch_enable,
.bc_prefetch_disable = mips_sc_prefetch_disable,
.bc_prefetch_is_enabled = mips_sc_prefetch_is_enabled,
};
/*
* Check if the L2 cache controller is activated on a particular platform.
* MTI's L2 controller and the L2 cache controller of Broadcom's BMIPS
* cores both use c0_config2's bit 12 as "L2 Bypass" bit, that is the
* cache being disabled. However there is no guarantee for this to be
* true on all platforms. In an act of stupidity the spec defined bits
* 12..15 as implementation defined so below function will eventually have
* to be replaced by a platform specific probe.
*/
static inline int mips_sc_is_activated(struct cpuinfo_mips *c)
{
unsigned int config2 = read_c0_config2();
unsigned int tmp;
/* Check the bypass bit (L2B) */
switch (current_cpu_type()) {
case CPU_34K:
case CPU_74K:
case CPU_1004K:
case CPU_1074K:
case CPU_INTERAPTIV:
case CPU_PROAPTIV:
case CPU_P5600:
case CPU_BMIPS5000:
case CPU_QEMU_GENERIC:
case CPU_P6600:
if (config2 & (1 << 12))
return 0;
}
tmp = (config2 >> 4) & 0x0f;
if (0 < tmp && tmp <= 7)
c->scache.linesz = 2 << tmp;
else
return 0;
return 1;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| kevin cernekee | kevin cernekee | 91 | 81.98% | 2 | 22.22% |
| leonid yegoshin | leonid yegoshin | 9 | 8.11% | 3 | 33.33% |
| paul burton | paul burton | 3 | 2.70% | 1 | 11.11% |
| steven j. hill | steven j. hill | 3 | 2.70% | 1 | 11.11% |
| james hogan | james hogan | 3 | 2.70% | 1 | 11.11% |
| ralf baechle | ralf baechle | 2 | 1.80% | 1 | 11.11% |
| Total | 111 | 100.00% | 9 | 100.00% |
static int __init mips_sc_probe_cm3(void)
{
struct cpuinfo_mips *c = ¤t_cpu_data;
unsigned long cfg = read_gcr_l2_config();
unsigned long sets, line_sz, assoc;
if (cfg & CM_GCR_L2_CONFIG_BYPASS_MSK)
return 0;
sets = cfg & CM_GCR_L2_CONFIG_SET_SIZE_MSK;
sets >>= CM_GCR_L2_CONFIG_SET_SIZE_SHF;
if (sets)
c->scache.sets = 64 << sets;
line_sz = cfg & CM_GCR_L2_CONFIG_LINE_SIZE_MSK;
line_sz >>= CM_GCR_L2_CONFIG_LINE_SIZE_SHF;
if (line_sz)
c->scache.linesz = 2 << line_sz;
assoc = cfg & CM_GCR_L2_CONFIG_ASSOC_MSK;
assoc >>= CM_GCR_L2_CONFIG_ASSOC_SHF;
c->scache.ways = assoc + 1;
c->scache.waysize = c->scache.sets * c->scache.linesz;
c->scache.waybit = __ffs(c->scache.waysize);
if (c->scache.linesz) {
c->scache.flags &= ~MIPS_CACHE_NOT_PRESENT;
return 1;
}
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| paul burton | paul burton | 146 | 87.43% | 1 | 50.00% |
| govindraj raja | govindraj raja | 21 | 12.57% | 1 | 50.00% |
| Total | 167 | 100.00% | 2 | 100.00% |
static inline int __init mips_sc_probe(void)
{
struct cpuinfo_mips *c = ¤t_cpu_data;
unsigned int config1, config2;
unsigned int tmp;
/* Mark as not present until probe completed */
c->scache.flags |= MIPS_CACHE_NOT_PRESENT;
if (mips_cm_revision() >= CM_REV_CM3)
return mips_sc_probe_cm3();
/* Ignore anything but MIPSxx processors */
if (!(c->isa_level & (MIPS_CPU_ISA_M32R1 | MIPS_CPU_ISA_M32R2 |
MIPS_CPU_ISA_M32R6 | MIPS_CPU_ISA_M64R1 |
MIPS_CPU_ISA_M64R2 | MIPS_CPU_ISA_M64R6)))
return 0;
/* Does this MIPS32/MIPS64 CPU have a config2 register? */
config1 = read_c0_config1();
if (!(config1 & MIPS_CONF_M))
return 0;
config2 = read_c0_config2();
if (!mips_sc_is_activated(c))
return 0;
tmp = (config2 >> 8) & 0x0f;
if (tmp <= 7)
c->scache.sets = 64 << tmp;
else
return 0;
tmp = (config2 >> 0) & 0x0f;
if (tmp <= 7)
c->scache.ways = tmp + 1;
else
return 0;
c->scache.waysize = c->scache.sets * c->scache.linesz;
c->scache.waybit = __ffs(c->scache.waysize);
c->scache.flags &= ~MIPS_CACHE_NOT_PRESENT;
return 1;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| chris dearman | chris dearman | 170 | 79.44% | 1 | 16.67% |
| atsushi nemoto | atsushi nemoto | 15 | 7.01% | 1 | 16.67% |
| paul burton | paul burton | 11 | 5.14% | 1 | 16.67% |
| deng-cheng zhu | deng-cheng zhu | 9 | 4.21% | 1 | 16.67% |
| kevin cernekee | kevin cernekee | 5 | 2.34% | 1 | 16.67% |
| markos chandras | markos chandras | 4 | 1.87% | 1 | 16.67% |
| Total | 214 | 100.00% | 6 | 100.00% |
int mips_sc_init(void)
{
int found = mips_sc_probe();
if (found) {
mips_sc_enable();
mips_sc_prefetch_enable();
bcops = &mips_sc_ops;
}
return found;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| chris dearman | chris dearman | 30 | 90.91% | 1 | 50.00% |
| paul burton | paul burton | 3 | 9.09% | 1 | 50.00% |
| Total | 33 | 100.00% | 2 | 100.00% |
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| paul burton | paul burton | 357 | 40.02% | 3 | 17.65% |
| chris dearman | chris dearman | 325 | 36.43% | 1 | 5.88% |
| kevin cernekee | kevin cernekee | 139 | 15.58% | 3 | 17.65% |
| govindraj raja | govindraj raja | 21 | 2.35% | 1 | 5.88% |
| atsushi nemoto | atsushi nemoto | 17 | 1.91% | 1 | 5.88% |
| deng-cheng zhu | deng-cheng zhu | 9 | 1.01% | 1 | 5.88% |
| leonid yegoshin | leonid yegoshin | 9 | 1.01% | 3 | 17.65% |
| ralf baechle | ralf baechle | 5 | 0.56% | 1 | 5.88% |
| markos chandras | markos chandras | 4 | 0.45% | 1 | 5.88% |
| steven j. hill | steven j. hill | 3 | 0.34% | 1 | 5.88% |
| james hogan | james hogan | 3 | 0.34% | 1 | 5.88% |
| Total | 892 | 100.00% | 17 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.