Release 4.8 arch/mips/mti-malta/malta-int.c

/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Carsten Langgaard, carstenl@mips.com
 * Copyright (C) 2000, 2001, 2004 MIPS Technologies, Inc.
 * Copyright (C) 2001 Ralf Baechle
 * Copyright (C) 2013 Imagination Technologies Ltd.
 *
 * Routines for generic manipulation of the interrupts found on the MIPS
 * Malta board. The interrupt controller is located in the South Bridge
 * a PIIX4 device with two internal 82C95 interrupt controllers.
 */
#include <linux/init.h>
#include <linux/irq.h>
#include <linux/sched.h>
#include <linux/smp.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/irqchip/mips-gic.h>
#include <linux/kernel_stat.h>
#include <linux/kernel.h>
#include <linux/random.h>

#include <asm/traps.h>
#include <asm/i8259.h>
#include <asm/irq_cpu.h>
#include <asm/irq_regs.h>
#include <asm/mips-cm.h>
#include <asm/mips-boards/malta.h>
#include <asm/mips-boards/maltaint.h>
#include <asm/gt64120.h>
#include <asm/mips-boards/generic.h>
#include <asm/mips-boards/msc01_pci.h>
#include <asm/msc01_ic.h>
#include <asm/setup.h>
#include <asm/rtlx.h>


static void __iomem *_msc01_biu_base;

static DEFINE_RAW_SPINLOCK(mips_irq_lock);



static inline int mips_pcibios_iack(void)
{
	int irq;

	/*
         * Determine highest priority pending interrupt by performing
         * a PCI Interrupt Acknowledge cycle.
         */
	switch (mips_revision_sconid) {
	case MIPS_REVISION_SCON_SOCIT:
	case MIPS_REVISION_SCON_ROCIT:
	case MIPS_REVISION_SCON_SOCITSC:
	case MIPS_REVISION_SCON_SOCITSCP:
		MSC_READ(MSC01_PCI_IACK, irq);
		irq &= 0xff;
		break;
	case MIPS_REVISION_SCON_GT64120:
		irq = GT_READ(GT_PCI0_IACK_OFS);
		irq &= 0xff;
		break;
	case MIPS_REVISION_SCON_BONITO:
		/* The following will generate a PCI IACK cycle on the
                 * Bonito controller. It's a little bit kludgy, but it
                 * was the easiest way to implement it in hardware at
                 * the given time.
                 */
		BONITO_PCIMAP_CFG = 0x20000;

		/* Flush Bonito register block */
		(void) BONITO_PCIMAP_CFG;
		iob();	  /* sync */

		irq = __raw_readl((u32 *)_pcictrl_bonito_pcicfg);
		iob();	  /* sync */
		irq &= 0xff;
		BONITO_PCIMAP_CFG = 0;
		break;
	default:
		pr_emerg("Unknown system controller.\n");
		return -1;
	}
	return irq;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
andrew morton
andrew morton
96
84.96%
1
14.29%
chris dearman
chris dearman
9
7.96%
2
28.57%
ralf baechle
ralf baechle
7
6.19%
3
42.86%
steven j. hill
steven j. hill
1
0.88%
1
14.29%
Total
113
100.00%
7
100.00%



static inline int get_int(void)
{
	unsigned long flags;
	int irq;
	raw_spin_lock_irqsave(&mips_irq_lock, flags);

	irq = mips_pcibios_iack();

	/*
         * The only way we can decide if an interrupt is spurious
         * is by checking the 8259 registers.  This needs a spinlock
         * on an SMP system,  so leave it up to the generic code...
         */

	raw_spin_unlock_irqrestore(&mips_irq_lock, flags);

	return irq;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ralf baechle
ralf baechle
34
82.93%
4
57.14%
linus torvalds
linus torvalds
6
14.63%
2
28.57%
pre-git
pre-git
1
2.44%
1
14.29%
Total
41
100.00%
7
100.00%



static void malta_hw0_irqdispatch(void)
{
	int irq;

	irq = get_int();
	if (irq < 0) {
		/* interrupt has already been cleared */
		return;
	}

	do_IRQ(MALTA_INT_BASE + irq);

#ifdef CONFIG_MIPS_VPE_APSP_API_MT
	if (aprp_hook)
		aprp_hook();
#endif
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ralf baechle
ralf baechle
26
57.78%
5
50.00%
deng-cheng zhu
deng-cheng zhu
12
26.67%
2
20.00%
pre-git
pre-git
4
8.89%
1
10.00%
linus torvalds
linus torvalds
2
4.44%
1
10.00%
dmitri vorobiev
dmitri vorobiev
1
2.22%
1
10.00%
Total
45
100.00%
10
100.00%



static irqreturn_t i8259_handler(int irq, void *dev_id)
{
	malta_hw0_irqdispatch();
	return IRQ_HANDLED;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
andrew bresticker
andrew bresticker
11
57.89%
1
33.33%
ralf baechle
ralf baechle
7
36.84%
1
33.33%
jeffrey deans
jeffrey deans
1
5.26%
1
33.33%
Total
19
100.00%
3
100.00%



static void corehi_irqdispatch(void)
{
	unsigned int intedge, intsteer, pcicmd, pcibadaddr;
	unsigned int pcimstat, intisr, inten, intpol;
	unsigned int intrcause, datalo, datahi;
	struct pt_regs *regs = get_irq_regs();

	pr_emerg("CoreHI interrupt, shouldn't happen, we die here!\n");
	pr_emerg("epc     : %08lx\nStatus: %08lx\n"
		 "Cause : %08lx\nbadVaddr : %08lx\n",
		 regs->cp0_epc, regs->cp0_status,
		 regs->cp0_cause, regs->cp0_badvaddr);

	/* Read all the registers and then print them as there is a
           problem with interspersed printk's upsetting the Bonito controller.
           Do it for the others too.
        */

	switch (mips_revision_sconid) {
	case MIPS_REVISION_SCON_SOCIT:
	case MIPS_REVISION_SCON_ROCIT:
	case MIPS_REVISION_SCON_SOCITSC:
	case MIPS_REVISION_SCON_SOCITSCP:
		ll_msc_irq();
		break;
	case MIPS_REVISION_SCON_GT64120:
		intrcause = GT_READ(GT_INTRCAUSE_OFS);
		datalo = GT_READ(GT_CPUERR_ADDRLO_OFS);
		datahi = GT_READ(GT_CPUERR_ADDRHI_OFS);
		pr_emerg("GT_INTRCAUSE = %08x\n", intrcause);
		pr_emerg("GT_CPUERR_ADDR = %02x%08x\n",
				datahi, datalo);
		break;
	case MIPS_REVISION_SCON_BONITO:
		pcibadaddr = BONITO_PCIBADADDR;
		pcimstat = BONITO_PCIMSTAT;
		intisr = BONITO_INTISR;
		inten = BONITO_INTEN;
		intpol = BONITO_INTPOL;
		intedge = BONITO_INTEDGE;
		intsteer = BONITO_INTSTEER;
		pcicmd = BONITO_PCICMD;
		pr_emerg("BONITO_INTISR = %08x\n", intisr);
		pr_emerg("BONITO_INTEN = %08x\n", inten);
		pr_emerg("BONITO_INTPOL = %08x\n", intpol);
		pr_emerg("BONITO_INTEDGE = %08x\n", intedge);
		pr_emerg("BONITO_INTSTEER = %08x\n", intsteer);
		pr_emerg("BONITO_PCICMD = %08x\n", pcicmd);
		pr_emerg("BONITO_PCIBADADDR = %08x\n", pcibadaddr);
		pr_emerg("BONITO_PCIMSTAT = %08x\n", pcimstat);
		break;
	}

	die("CoreHi interrupt", regs);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ralf baechle
ralf baechle
204
87.18%
7
63.64%
steven j. hill
steven j. hill
12
5.13%
1
9.09%
andrew morton
andrew morton
10
4.27%
1
9.09%
chris dearman
chris dearman
7
2.99%
1
9.09%
dmitri vorobiev
dmitri vorobiev
1
0.43%
1
9.09%
Total
234
100.00%
11
100.00%



static irqreturn_t corehi_handler(int irq, void *dev_id)
{
	corehi_irqdispatch();
	return IRQ_HANDLED;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
andrew bresticker
andrew bresticker
19
100.00%
1
100.00%
Total
19
100.00%
1
100.00%

#ifdef CONFIG_MIPS_MT_SMP


#define MIPS_CPU_IPI_RESCHED_IRQ 0	
/* SW int 0 for resched */

#define C_RESCHED C_SW0

#define MIPS_CPU_IPI_CALL_IRQ 1		
/* SW int 1 for resched */

#define C_CALL C_SW1


static int cpu_ipi_resched_irq, cpu_ipi_call_irq;



static void ipi_resched_dispatch(void)
{
	do_IRQ(MIPS_CPU_IRQ_BASE + MIPS_CPU_IPI_RESCHED_IRQ);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ralf baechle
ralf baechle
15
100.00%
1
100.00%
Total
15
100.00%
1
100.00%



static void ipi_call_dispatch(void)
{
	do_IRQ(MIPS_CPU_IRQ_BASE + MIPS_CPU_IPI_CALL_IRQ);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ralf baechle
ralf baechle
15
100.00%
1
100.00%
Total
15
100.00%
1
100.00%



static irqreturn_t ipi_resched_interrupt(int irq, void *dev_id)
{
#ifdef CONFIG_MIPS_VPE_APSP_API_CMP
	if (aprp_hook)
		aprp_hook();
#endif

	scheduler_ipi();

	return IRQ_HANDLED;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ralf baechle
ralf baechle
16
51.61%
1
25.00%
deng-cheng zhu
deng-cheng zhu
12
38.71%
2
50.00%
peter zijlstra
peter zijlstra
3
9.68%
1
25.00%
Total
31
100.00%
4
100.00%



static irqreturn_t ipi_call_interrupt(int irq, void *dev_id)
{
	generic_smp_call_function_interrupt();

	return IRQ_HANDLED;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ralf baechle
ralf baechle
18
94.74%
1
50.00%
alex smith
alex smith
1
5.26%
1
50.00%
Total
19
100.00%
2
100.00%


static struct irqaction irq_resched = {
	.handler	= ipi_resched_interrupt,
	.flags		= IRQF_PERCPU,
	.name		= "IPI_resched"
};


static struct irqaction irq_call = {
	.handler	= ipi_call_interrupt,
	.flags		= IRQF_PERCPU,
	.name		= "IPI_call"
};
#endif /* CONFIG_MIPS_MT_SMP */


static struct irqaction i8259irq = {
	.handler = i8259_handler,
	.name = "XT-PIC cascade",
	.flags = IRQF_NO_THREAD,
};


static struct irqaction corehi_irqaction = {
	.handler = corehi_handler,
	.name = "CoreHi",
	.flags = IRQF_NO_THREAD,
};


static msc_irqmap_t msc_irqmap[] __initdata = {
	{MSC01C_INT_TMR,		MSC01_IRQ_EDGE, 0},
	{MSC01C_INT_PCI,		MSC01_IRQ_LEVEL, 0},
};

static int msc_nr_irqs __initdata = ARRAY_SIZE(msc_irqmap);


static msc_irqmap_t msc_eicirqmap[] __initdata = {
	{MSC01E_INT_SW0,		MSC01_IRQ_LEVEL, 0},
	{MSC01E_INT_SW1,		MSC01_IRQ_LEVEL, 0},
	{MSC01E_INT_I8259A,		MSC01_IRQ_LEVEL, 0},
	{MSC01E_INT_SMI,		MSC01_IRQ_LEVEL, 0},
	{MSC01E_INT_COREHI,		MSC01_IRQ_LEVEL, 0},
	{MSC01E_INT_CORELO,		MSC01_IRQ_LEVEL, 0},
	{MSC01E_INT_TMR,		MSC01_IRQ_EDGE, 0},
	{MSC01E_INT_PCI,		MSC01_IRQ_LEVEL, 0},
	{MSC01E_INT_PERFCTR,		MSC01_IRQ_LEVEL, 0},
	{MSC01E_INT_CPUCTR,		MSC01_IRQ_LEVEL, 0}
};


static int msc_nr_eicirqs __initdata = ARRAY_SIZE(msc_eicirqmap);



void __init arch_init_ipiirq(int irq, struct irqaction *action)
{
	setup_irq(irq, action);
	irq_set_handler(irq, handle_percpu_irq);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
andrew bresticker
andrew bresticker
25
89.29%
1
25.00%
ralf baechle
ralf baechle
2
7.14%
2
50.00%
chris dearman
chris dearman
1
3.57%
1
25.00%
Total
28
100.00%
4
100.00%



void __init arch_init_irq(void)
{
	int corehi_irq, i8259_irq;

	init_i8259_irqs();

	if (!cpu_has_veic)
		mips_cpu_irq_init();

	if (mips_cm_present()) {
		write_gcr_gic_base(GIC_BASE_ADDR | CM_GCR_GIC_BASE_GICEN_MSK);
		gic_present = 1;
	} else {
		if (mips_revision_sconid == MIPS_REVISION_SCON_ROCIT) {
			_msc01_biu_base = ioremap_nocache(MSC01_BIU_REG_BASE,
						MSC01_BIU_ADDRSPACE_SZ);
			gic_present =
			  (__raw_readl(_msc01_biu_base + MSC01_SC_CFG_OFS) &
			   MSC01_SC_CFG_GICPRES_MSK) >>
			  MSC01_SC_CFG_GICPRES_SHF;
		}
	}
	if (gic_present)
		pr_debug("GIC present\n");

	switch (mips_revision_sconid) {
	case MIPS_REVISION_SCON_SOCIT:
	case MIPS_REVISION_SCON_ROCIT:
		if (cpu_has_veic)
			init_msc_irqs(MIPS_MSC01_IC_REG_BASE,
					MSC01E_INT_BASE, msc_eicirqmap,
					msc_nr_eicirqs);
		else
			init_msc_irqs(MIPS_MSC01_IC_REG_BASE,
					MSC01C_INT_BASE, msc_irqmap,
					msc_nr_irqs);
		break;

	case MIPS_REVISION_SCON_SOCITSC:
	case MIPS_REVISION_SCON_SOCITSCP:
		if (cpu_has_veic)
			init_msc_irqs(MIPS_SOCITSC_IC_REG_BASE,
					MSC01E_INT_BASE, msc_eicirqmap,
					msc_nr_eicirqs);
		else
			init_msc_irqs(MIPS_SOCITSC_IC_REG_BASE,
					MSC01C_INT_BASE, msc_irqmap,
					msc_nr_irqs);
	}

	if (gic_present) {
		int i;

		gic_init(GIC_BASE_ADDR, GIC_ADDRSPACE_SZ, MIPSCPU_INT_GIC,
			 MIPS_GIC_IRQ_BASE);
		if (!mips_cm_present()) {
			/* Enable the GIC */
			i = __raw_readl(_msc01_biu_base + MSC01_SC_CFG_OFS);
			__raw_writel(i | (0x1 << MSC01_SC_CFG_GICENA_SHF),
				 _msc01_biu_base + MSC01_SC_CFG_OFS);
			pr_debug("GIC Enabled\n");
		}
		i8259_irq = MIPS_GIC_IRQ_BASE + GIC_INT_I8259A;
		corehi_irq = MIPS_CPU_IRQ_BASE + MIPSCPU_INT_COREHI;
	} else {
#if defined(CONFIG_MIPS_MT_SMP)
		/* set up ipi interrupts */
		if (cpu_has_veic) {
			set_vi_handler (MSC01E_INT_SW0, ipi_resched_dispatch);
			set_vi_handler (MSC01E_INT_SW1, ipi_call_dispatch);
			cpu_ipi_resched_irq = MSC01E_INT_SW0;
			cpu_ipi_call_irq = MSC01E_INT_SW1;
		} else {
			cpu_ipi_resched_irq = MIPS_CPU_IRQ_BASE +
				MIPS_CPU_IPI_RESCHED_IRQ;
			cpu_ipi_call_irq = MIPS_CPU_IRQ_BASE +
				MIPS_CPU_IPI_CALL_IRQ;
		}
		arch_init_ipiirq(cpu_ipi_resched_irq, &irq_resched);
		arch_init_ipiirq(cpu_ipi_call_irq, &irq_call);
#endif
		if (cpu_has_veic) {
			set_vi_handler(MSC01E_INT_I8259A,
				       malta_hw0_irqdispatch);
			set_vi_handler(MSC01E_INT_COREHI,
				       corehi_irqdispatch);
			i8259_irq = MSC01E_INT_BASE + MSC01E_INT_I8259A;
			corehi_irq = MSC01E_INT_BASE + MSC01E_INT_COREHI;
		} else {
			i8259_irq = MIPS_CPU_IRQ_BASE + MIPSCPU_INT_I8259A;
			corehi_irq = MIPS_CPU_IRQ_BASE + MIPSCPU_INT_COREHI;
		}
	}

	setup_irq(i8259_irq, &i8259irq);
	setup_irq(corehi_irq, &corehi_irqaction);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ralf baechle
ralf baechle
204
56.20%
1
16.67%
andrew bresticker
andrew bresticker
134
36.91%
2
33.33%
chris dearman
chris dearman
10
2.75%
1
16.67%
jaidev patwardhan
jaidev patwardhan
8
2.20%
1
16.67%
paul burton
paul burton
7
1.93%
1
16.67%
Total
363
100.00%
6
100.00%



void malta_be_init(void)
{
	/* Could change CM error mask register. */
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
ralf baechle
ralf baechle
7
87.50%
1
50.00%
steven j. hill
steven j. hill
1
12.50%
1
50.00%
Total
8
100.00%
2
100.00%



int malta_be_handler(struct pt_regs *regs, int is_fixup)
{
	/* This duplicates the handling in do_be which seems wrong */
	int retval = is_fixup ? MIPS_BE_FIXUP : MIPS_BE_FATAL;

	mips_cm_error_report();

	return retval;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
ralf baechle
ralf baechle
26
89.66%
1
25.00%
paul burton
paul burton
1
3.45%
1
25.00%
markos chandras
markos chandras
1
3.45%
1
25.00%
kevin d. kissell
kevin d. kissell
1
3.45%
1
25.00%
Total
29
100.00%
4
100.00%

Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
ralf baechle
ralf baechle
836
63.77%
14
33.33%
andrew bresticker
andrew bresticker
198
15.10%
3
7.14%
andrew morton
andrew morton
111
8.47%
1
2.38%
pre-git
pre-git
29
2.21%
1
2.38%
deng-cheng zhu
deng-cheng zhu
27
2.06%
2
4.76%
chris dearman
chris dearman
27
2.06%
3
7.14%
steven j. hill
steven j. hill
19
1.45%
1
2.38%
wu zhangjin
wu zhangjin
12
0.92%
1
2.38%
paul burton
paul burton
11
0.84%
1
2.38%
dmitri vorobiev
dmitri vorobiev
9
0.69%
4
9.52%
linus torvalds
linus torvalds
9
0.69%
2
4.76%
jaidev patwardhan
jaidev patwardhan
8
0.61%
1
2.38%
ahmed s. darwish
ahmed s. darwish
5
0.38%
1
2.38%
peter zijlstra
peter zijlstra
3
0.23%
1
2.38%
raghu gandham
raghu gandham
2
0.15%
1
2.38%
alex smith
alex smith
1
0.08%
1
2.38%
jeffrey deans
jeffrey deans
1
0.08%
1
2.38%
markos chandras
markos chandras
1
0.08%
1
2.38%
david howells
david howells
1
0.08%
1
2.38%
kevin d. kissell
kevin d. kissell
1
0.08%
1
2.38%
Total
1311
100.00%
42
100.00%
  
Directory: arch/mips/mti-malta

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.