Release 4.9 arch/arm/mach-pxa/irq.c

/*
 *  linux/arch/arm/mach-pxa/irq.c
 *
 *  Generic PXA IRQ handling
 *
 *  Author:     Nicolas Pitre
 *  Created:    Jun 15, 2001
 *  Copyright:  MontaVista Software Inc.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License version 2 as
 *  published by the Free Software Foundation.
 */
#include <linux/bitops.h>
#include <linux/init.h>
#include <linux/module.h>
#include <linux/interrupt.h>
#include <linux/syscore_ops.h>
#include <linux/io.h>
#include <linux/irq.h>
#include <linux/of_address.h>
#include <linux/of_irq.h>

#include <asm/exception.h>

#include <mach/hardware.h>
#include <mach/irqs.h>

#include "generic.h"


#define ICIP			(0x000)

#define ICMR			(0x004)

#define ICLR			(0x008)

#define ICFR			(0x00c)

#define ICPR			(0x010)

#define ICCR			(0x014)

#define ICHP			(0x018)

#define IPR(i)			(((i) < 32) ? (0x01c + ((i) << 2)) :            \
                                ((i) < 64) ? (0x0b0 + (((i) - 32) << 2)) :      \
                                      (0x144 + (((i) - 64) << 2)))

#define ICHP_VAL_IRQ		(1 << 31)

#define ICHP_IRQ(i)		(((i) >> 16) & 0x7fff)

#define IPR_VALID		(1 << 31)


#define MAX_INTERNAL_IRQS	128

/*
 * This is for peripheral IRQs internal to the PXA chip.
 */


static void __iomem *pxa_irq_base;

static int pxa_internal_irq_nr;

static bool cpu_has_ipr;

static struct irq_domain *pxa_irq_domain;



static inline void __iomem *irq_base(int i)
{
	static unsigned long phys_base_offset[] = {
		0x0,
		0x9c,
		0x130,
        };

	return pxa_irq_base + phys_base_offset[i];
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eric miao
eric miao
27
79.41%
1
50.00%
daniel mack
daniel mack
7
20.59%
1
50.00%
Total
34
100.00%
2
100.00%



void pxa_mask_irq(struct irq_data *d)
{
	void __iomem *base = irq_data_get_irq_chip_data(d);
	irq_hw_number_t irq = irqd_to_hwirq(d);
	uint32_t icmr = __raw_readl(base + ICMR);

	icmr &= ~BIT(irq & 0x1f);
	__raw_writel(icmr, base + ICMR);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
haojian zhuang
haojian zhuang
26
45.61%
1
20.00%
robert jarzmik
robert jarzmik
11
19.30%
1
20.00%
nicolas pitre
nicolas pitre
9
15.79%
1
20.00%
lennert buytenhek
lennert buytenhek
6
10.53%
1
20.00%
eric miao
eric miao
5
8.77%
1
20.00%
Total
57
100.00%
5
100.00%



void pxa_unmask_irq(struct irq_data *d)
{
	void __iomem *base = irq_data_get_irq_chip_data(d);
	irq_hw_number_t irq = irqd_to_hwirq(d);
	uint32_t icmr = __raw_readl(base + ICMR);

	icmr |= BIT(irq & 0x1f);
	__raw_writel(icmr, base + ICMR);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
haojian zhuang
haojian zhuang
26
46.43%
1
20.00%
robert jarzmik
robert jarzmik
11
19.64%
1
20.00%
nicolas pitre
nicolas pitre
8
14.29%
1
20.00%
lennert buytenhek
lennert buytenhek
6
10.71%
1
20.00%
eric miao
eric miao
5
8.93%
1
20.00%
Total
56
100.00%
5
100.00%


static struct irq_chip pxa_internal_irq_chip = {
	.name		= "SC",
	.irq_ack	= pxa_mask_irq,
	.irq_mask	= pxa_mask_irq,
	.irq_unmask	= pxa_unmask_irq,
};



asmlinkage void __exception_irq_entry icip_handle_irq(struct pt_regs *regs)
{
	uint32_t icip, icmr, mask;

	do {
		icip = __raw_readl(pxa_irq_base + ICIP);
		icmr = __raw_readl(pxa_irq_base + ICMR);
		mask = icip & icmr;

		if (mask == 0)
			break;

		handle_IRQ(PXA_IRQ(fls(mask) - 1), regs);
	} while (1);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eric miao
eric miao
71
97.26%
1
50.00%
daniel mack
daniel mack
2
2.74%
1
50.00%
Total
73
100.00%
2
100.00%



asmlinkage void __exception_irq_entry ichp_handle_irq(struct pt_regs *regs)
{
	uint32_t ichp;

	do {
		__asm__ __volatile__("mrc p6, 0, %0, c5, c0, 0\n": "=r"(ichp));

		if ((ichp & ICHP_VAL_IRQ) == 0)
			break;

		handle_IRQ(PXA_IRQ(ICHP_IRQ(ichp)), regs);
	} while (1);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
eric miao
eric miao
50
100.00%
1
100.00%
Total
50
100.00%
1
100.00%



static int pxa_irq_map(struct irq_domain *h, unsigned int virq,
		       irq_hw_number_t hw)
{
	void __iomem *base = irq_base(hw / 32);

	/* initialize interrupt priority */
	if (cpu_has_ipr)
		__raw_writel(hw | IPR_VALID, pxa_irq_base + IPR(hw));

	irq_set_chip_and_handler(virq, &pxa_internal_irq_chip,
				 handle_level_irq);
	irq_set_chip_data(virq, base);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
robert jarzmik
robert jarzmik
68
98.55%
1
50.00%
eric miao
eric miao
1
1.45%
1
50.00%
Total
69
100.00%
2
100.00%


static const struct irq_domain_ops pxa_irq_ops = {
	.map    = pxa_irq_map,
	.xlate  = irq_domain_xlate_onecell,
};


static __init void

pxa_init_irq_common(struct device_node *node, int irq_nr,
		    int (*fn)(struct irq_data *, unsigned int))
{
	int n;

	pxa_internal_irq_nr = irq_nr;
	pxa_irq_domain = irq_domain_add_legacy(node, irq_nr,
					       PXA_IRQ(0), 0,
					       &pxa_irq_ops, NULL);
	if (!pxa_irq_domain)
		panic("Unable to add PXA IRQ domain\n");
	irq_set_default_host(pxa_irq_domain);

	for (n = 0; n < irq_nr; n += 32) {
		void __iomem *base = irq_base(n >> 5);

		__raw_writel(0, base + ICMR);	/* disable all IRQs */
		__raw_writel(0, base + ICLR);	/* all IRQs are IRQ, not FIQ */
	}
	/* only unmasked interrupts kick us out of idle */
	__raw_writel(1, irq_base(0) + ICCR);

	pxa_internal_irq_chip.irq_set_wake = fn;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
robert jarzmik
robert jarzmik
50
35.97%
1
10.00%
haojian zhuang
haojian zhuang
44
31.65%
3
30.00%
eric miao
eric miao
37
26.62%
4
40.00%
daniel mack
daniel mack
6
4.32%
1
10.00%
marek vasut
marek vasut
2
1.44%
1
10.00%
Total
139
100.00%
10
100.00%



void __init pxa_init_irq(int irq_nr, int (*fn)(struct irq_data *, unsigned int))
{
	BUG_ON(irq_nr > MAX_INTERNAL_IRQS);

	pxa_irq_base = io_p2v(0x40d00000);
	cpu_has_ipr = !cpu_is_pxa25x();
	pxa_init_irq_common(NULL, irq_nr, fn);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
robert jarzmik
robert jarzmik
41
78.85%
1
20.00%
eric miao
eric miao
9
17.31%
3
60.00%
haojian zhuang
haojian zhuang
2
3.85%
1
20.00%
Total
52
100.00%
5
100.00%

#ifdef CONFIG_PM

static unsigned long saved_icmr[MAX_INTERNAL_IRQS/32];

static unsigned long saved_ipr[MAX_INTERNAL_IRQS];



static int pxa_irq_suspend(void)
{
	int i;

	for (i = 0; i < pxa_internal_irq_nr / 32; i++) {
		void __iomem *base = irq_base(i);

		saved_icmr[i] = __raw_readl(base + ICMR);
		__raw_writel(0, base + ICMR);
	}

	if (cpu_has_ipr) {
		for (i = 0; i < pxa_internal_irq_nr; i++)
			saved_ipr[i] = __raw_readl(pxa_irq_base + IPR(i));
	}

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
haojian zhuang
haojian zhuang
49
51.04%
3
33.33%
eric miao
eric miao
42
43.75%
3
33.33%
marek vasut
marek vasut
3
3.12%
1
11.11%
rafael j. wysocki
rafael j. wysocki
1
1.04%
1
11.11%
daniel mack
daniel mack
1
1.04%
1
11.11%
Total
96
100.00%
9
100.00%



static void pxa_irq_resume(void)
{
	int i;

	for (i = 0; i < pxa_internal_irq_nr / 32; i++) {
		void __iomem *base = irq_base(i);

		__raw_writel(saved_icmr[i], base + ICMR);
		__raw_writel(0, base + ICLR);
	}

	if (cpu_has_ipr)
		for (i = 0; i < pxa_internal_irq_nr; i++)
			__raw_writel(saved_ipr[i], pxa_irq_base + IPR(i));

	__raw_writel(1, pxa_irq_base + ICCR);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
haojian zhuang
haojian zhuang
58
58.00%
2
22.22%
eric miao
eric miao
34
34.00%
3
33.33%
marek vasut
marek vasut
4
4.00%
2
22.22%
rafael j. wysocki
rafael j. wysocki
2
2.00%
1
11.11%
daniel mack
daniel mack
2
2.00%
1
11.11%
Total
100
100.00%
9
100.00%

#else

#define pxa_irq_suspend		NULL

#define pxa_irq_resume		NULL
#endif


struct syscore_ops pxa_irq_syscore_ops = {
	.suspend	= pxa_irq_suspend,
	.resume		= pxa_irq_resume,
};

#ifdef CONFIG_OF

static const struct of_device_id intc_ids[] __initconst = {
	{ .compatible = "marvell,pxa-intc", },
	{}
};



void __init pxa_dt_irq_init(int (*fn)(struct irq_data *, unsigned int))
{
	struct device_node *node;
	struct resource res;
	int ret;

	node = of_find_matching_node(NULL, intc_ids);
	if (!node) {
		pr_err("Failed to find interrupt controller in arch-pxa\n");
		return;
	}

	ret = of_property_read_u32(node, "marvell,intc-nr-irqs",
				   &pxa_internal_irq_nr);
	if (ret) {
		pr_err("Not found marvell,intc-nr-irqs property\n");
		return;
	}

	ret = of_address_to_resource(node, 0, &res);
	if (ret < 0) {
		pr_err("No registers defined for node\n");
		return;
	}
	pxa_irq_base = io_p2v(res.start);

	if (of_find_property(node, "marvell,intc-priority", NULL))
		cpu_has_ipr = 1;

	ret = irq_alloc_descs(-1, 0, pxa_internal_irq_nr, 0);
	if (ret < 0) {
		pr_err("Failed to allocate IRQ numbers\n");
		return;
	}

	pxa_init_irq_common(node, pxa_internal_irq_nr, fn);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
daniel mack
daniel mack
163
98.79%
1
50.00%
robert jarzmik
robert jarzmik
2
1.21%
1
50.00%
Total
165
100.00%
2
100.00%

#endif /* CONFIG_OF */
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
eric miao
eric miao
345
30.67%
10
35.71%
haojian zhuang
haojian zhuang
259
23.02%
5
17.86%
daniel mack
daniel mack
220
19.56%
1
3.57%
robert jarzmik
robert jarzmik
209
18.58%
1
3.57%
nicolas pitre
nicolas pitre
46
4.09%
3
10.71%
lennert buytenhek
lennert buytenhek
15
1.33%
1
3.57%
marek vasut
marek vasut
9
0.80%
2
7.14%
david brownell
david brownell
6
0.53%
1
3.57%
rafael j. wysocki
rafael j. wysocki
6
0.53%
1
3.57%
russell king
russell king
6
0.53%
1
3.57%
jamie iles
jamie iles
3
0.27%
1
3.57%
krzysztof kozlowski
krzysztof kozlowski
1
0.09%
1
3.57%
Total
1125
100.00%
28
100.00%
  
Directory: arch/arm/mach-pxa