| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Jie Yang | 2228 | 99.55% | 1 | 33.33% |
| François Romieu | 9 | 0.40% | 1 | 33.33% |
| Antonio Ospite | 1 | 0.04% | 1 | 33.33% |
| Total | 2238 | 3 |
/* * Copyright(c) 2007 Atheros Corporation. All rights reserved. * * Derived from Intel e1000 driver * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved. * * This program is free software; you can redistribute it and/or modify it * under the terms of the GNU General Public License as published by the Free * Software Foundation; either version 2 of the License, or (at your option) * any later version. * * This program is distributed in the hope that it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for * more details. * * You should have received a copy of the GNU General Public License along with * this program; if not, write to the Free Software Foundation, Inc., 59 * Temple Place - Suite 330, Boston, MA 02111-1307, USA. */ #ifndef _ATHL1E_HW_H_ #define _ATHL1E_HW_H_ #include <linux/types.h> #include <linux/mii.h> struct atl1e_adapter; struct atl1e_hw; /* function prototype */ s32 atl1e_reset_hw(struct atl1e_hw *hw); s32 atl1e_read_mac_addr(struct atl1e_hw *hw); s32 atl1e_init_hw(struct atl1e_hw *hw); s32 atl1e_phy_commit(struct atl1e_hw *hw); s32 atl1e_get_speed_and_duplex(struct atl1e_hw *hw, u16 *speed, u16 *duplex); u32 atl1e_auto_get_fc(struct atl1e_adapter *adapter, u16 duplex); u32 atl1e_hash_mc_addr(struct atl1e_hw *hw, u8 *mc_addr); void atl1e_hash_set(struct atl1e_hw *hw, u32 hash_value); s32 atl1e_read_phy_reg(struct atl1e_hw *hw, u16 reg_addr, u16 *phy_data); s32 atl1e_write_phy_reg(struct atl1e_hw *hw, u32 reg_addr, u16 phy_data); s32 atl1e_validate_mdi_setting(struct atl1e_hw *hw); void atl1e_hw_set_mac_addr(struct atl1e_hw *hw); bool atl1e_read_eeprom(struct atl1e_hw *hw, u32 offset, u32 *p_value); bool atl1e_write_eeprom(struct atl1e_hw *hw, u32 offset, u32 value); s32 atl1e_phy_enter_power_saving(struct atl1e_hw *hw); s32 atl1e_phy_leave_power_saving(struct atl1e_hw *hw); s32 atl1e_phy_init(struct atl1e_hw *hw); int atl1e_check_eeprom_exist(struct atl1e_hw *hw); void atl1e_force_ps(struct atl1e_hw *hw); s32 atl1e_restart_autoneg(struct atl1e_hw *hw); /* register definition */ #define REG_PM_CTRLSTAT 0x44 #define REG_PCIE_CAP_LIST 0x58 #define REG_DEVICE_CAP 0x5C #define DEVICE_CAP_MAX_PAYLOAD_MASK 0x7 #define DEVICE_CAP_MAX_PAYLOAD_SHIFT 0 #define REG_DEVICE_CTRL 0x60 #define DEVICE_CTRL_MAX_PAYLOAD_MASK 0x7 #define DEVICE_CTRL_MAX_PAYLOAD_SHIFT 5 #define DEVICE_CTRL_MAX_RREQ_SZ_MASK 0x7 #define DEVICE_CTRL_MAX_RREQ_SZ_SHIFT 12 #define REG_VPD_CAP 0x6C #define VPD_CAP_ID_MASK 0xff #define VPD_CAP_ID_SHIFT 0 #define VPD_CAP_NEXT_PTR_MASK 0xFF #define VPD_CAP_NEXT_PTR_SHIFT 8 #define VPD_CAP_VPD_ADDR_MASK 0x7FFF #define VPD_CAP_VPD_ADDR_SHIFT 16 #define VPD_CAP_VPD_FLAG 0x80000000 #define REG_VPD_DATA 0x70 #define REG_SPI_FLASH_CTRL 0x200 #define SPI_FLASH_CTRL_STS_NON_RDY 0x1 #define SPI_FLASH_CTRL_STS_WEN 0x2 #define SPI_FLASH_CTRL_STS_WPEN 0x80 #define SPI_FLASH_CTRL_DEV_STS_MASK 0xFF #define SPI_FLASH_CTRL_DEV_STS_SHIFT 0 #define SPI_FLASH_CTRL_INS_MASK 0x7 #define SPI_FLASH_CTRL_INS_SHIFT 8 #define SPI_FLASH_CTRL_START 0x800 #define SPI_FLASH_CTRL_EN_VPD 0x2000 #define SPI_FLASH_CTRL_LDSTART 0x8000 #define SPI_FLASH_CTRL_CS_HI_MASK 0x3 #define SPI_FLASH_CTRL_CS_HI_SHIFT 16 #define SPI_FLASH_CTRL_CS_HOLD_MASK 0x3 #define SPI_FLASH_CTRL_CS_HOLD_SHIFT 18 #define SPI_FLASH_CTRL_CLK_LO_MASK 0x3 #define SPI_FLASH_CTRL_CLK_LO_SHIFT 20 #define SPI_FLASH_CTRL_CLK_HI_MASK 0x3 #define SPI_FLASH_CTRL_CLK_HI_SHIFT 22 #define SPI_FLASH_CTRL_CS_SETUP_MASK 0x3 #define SPI_FLASH_CTRL_CS_SETUP_SHIFT 24 #define SPI_FLASH_CTRL_EROM_PGSZ_MASK 0x3 #define SPI_FLASH_CTRL_EROM_PGSZ_SHIFT 26 #define SPI_FLASH_CTRL_WAIT_READY 0x10000000 #define REG_SPI_ADDR 0x204 #define REG_SPI_DATA 0x208 #define REG_SPI_FLASH_CONFIG 0x20C #define SPI_FLASH_CONFIG_LD_ADDR_MASK 0xFFFFFF #define SPI_FLASH_CONFIG_LD_ADDR_SHIFT 0 #define SPI_FLASH_CONFIG_VPD_ADDR_MASK 0x3 #define SPI_FLASH_CONFIG_VPD_ADDR_SHIFT 24 #define SPI_FLASH_CONFIG_LD_EXIST 0x4000000 #define REG_SPI_FLASH_OP_PROGRAM 0x210 #define REG_SPI_FLASH_OP_SC_ERASE 0x211 #define REG_SPI_FLASH_OP_CHIP_ERASE 0x212 #define REG_SPI_FLASH_OP_RDID 0x213 #define REG_SPI_FLASH_OP_WREN 0x214 #define REG_SPI_FLASH_OP_RDSR 0x215 #define REG_SPI_FLASH_OP_WRSR 0x216 #define REG_SPI_FLASH_OP_READ 0x217 #define REG_TWSI_CTRL 0x218 #define TWSI_CTRL_LD_OFFSET_MASK 0xFF #define TWSI_CTRL_LD_OFFSET_SHIFT 0 #define TWSI_CTRL_LD_SLV_ADDR_MASK 0x7 #define TWSI_CTRL_LD_SLV_ADDR_SHIFT 8 #define TWSI_CTRL_SW_LDSTART 0x800 #define TWSI_CTRL_HW_LDSTART 0x1000 #define TWSI_CTRL_SMB_SLV_ADDR_MASK 0x7F #define TWSI_CTRL_SMB_SLV_ADDR_SHIFT 15 #define TWSI_CTRL_LD_EXIST 0x400000 #define TWSI_CTRL_READ_FREQ_SEL_MASK 0x3 #define TWSI_CTRL_READ_FREQ_SEL_SHIFT 23 #define TWSI_CTRL_FREQ_SEL_100K 0 #define TWSI_CTRL_FREQ_SEL_200K 1 #define TWSI_CTRL_FREQ_SEL_300K 2 #define TWSI_CTRL_FREQ_SEL_400K 3 #define TWSI_CTRL_SMB_SLV_ADDR #define TWSI_CTRL_WRITE_FREQ_SEL_MASK 0x3 #define TWSI_CTRL_WRITE_FREQ_SEL_SHIFT 24 #define REG_PCIE_DEV_MISC_CTRL 0x21C #define PCIE_DEV_MISC_CTRL_EXT_PIPE 0x2 #define PCIE_DEV_MISC_CTRL_RETRY_BUFDIS 0x1 #define PCIE_DEV_MISC_CTRL_SPIROM_EXIST 0x4 #define PCIE_DEV_MISC_CTRL_SERDES_ENDIAN 0x8 #define PCIE_DEV_MISC_CTRL_SERDES_SEL_DIN 0x10 #define REG_PCIE_PHYMISC 0x1000 #define PCIE_PHYMISC_FORCE_RCV_DET 0x4 #define REG_LTSSM_TEST_MODE 0x12FC #define LTSSM_TEST_MODE_DEF 0xE000 /* Selene Master Control Register */ #define REG_MASTER_CTRL 0x1400 #define MASTER_CTRL_SOFT_RST 0x1 #define MASTER_CTRL_MTIMER_EN 0x2 #define MASTER_CTRL_ITIMER_EN 0x4 #define MASTER_CTRL_MANUAL_INT 0x8 #define MASTER_CTRL_ITIMER2_EN 0x20 #define MASTER_CTRL_INT_RDCLR 0x40 #define MASTER_CTRL_LED_MODE 0x200 #define MASTER_CTRL_REV_NUM_SHIFT 16 #define MASTER_CTRL_REV_NUM_MASK 0xff #define MASTER_CTRL_DEV_ID_SHIFT 24 #define MASTER_CTRL_DEV_ID_MASK 0xff /* Timer Initial Value Register */ #define REG_MANUAL_TIMER_INIT 0x1404 /* IRQ ModeratorTimer Initial Value Register */ #define REG_IRQ_MODU_TIMER_INIT 0x1408 /* w */ #define REG_IRQ_MODU_TIMER2_INIT 0x140A /* w */ #define REG_GPHY_CTRL 0x140C #define GPHY_CTRL_EXT_RESET 1 #define GPHY_CTRL_PIPE_MOD 2 #define GPHY_CTRL_TEST_MODE_MASK 3 #define GPHY_CTRL_TEST_MODE_SHIFT 2 #define GPHY_CTRL_BERT_START 0x10 #define GPHY_CTRL_GATE_25M_EN 0x20 #define GPHY_CTRL_LPW_EXIT 0x40 #define GPHY_CTRL_PHY_IDDQ 0x80 #define GPHY_CTRL_PHY_IDDQ_DIS 0x100 #define GPHY_CTRL_PCLK_SEL_DIS 0x200 #define GPHY_CTRL_HIB_EN 0x400 #define GPHY_CTRL_HIB_PULSE 0x800 #define GPHY_CTRL_SEL_ANA_RST 0x1000 #define GPHY_CTRL_PHY_PLL_ON 0x2000 #define GPHY_CTRL_PWDOWN_HW 0x4000 #define GPHY_CTRL_DEFAULT (\ GPHY_CTRL_PHY_PLL_ON |\ GPHY_CTRL_SEL_ANA_RST |\ GPHY_CTRL_HIB_PULSE |\ GPHY_CTRL_HIB_EN) #define GPHY_CTRL_PW_WOL_DIS (\ GPHY_CTRL_PHY_PLL_ON |\ GPHY_CTRL_SEL_ANA_RST |\ GPHY_CTRL_HIB_PULSE |\ GPHY_CTRL_HIB_EN |\ GPHY_CTRL_PWDOWN_HW |\ GPHY_CTRL_PCLK_SEL_DIS |\ GPHY_CTRL_PHY_IDDQ) /* IRQ Anti-Lost Timer Initial Value Register */ #define REG_CMBDISDMA_TIMER 0x140E /* Block IDLE Status Register */ #define REG_IDLE_STATUS 0x1410 #define IDLE_STATUS_RXMAC 1 /* 1: RXMAC state machine is in non-IDLE state. 0: RXMAC is idling */ #define IDLE_STATUS_TXMAC 2 /* 1: TXMAC state machine is in non-IDLE state. 0: TXMAC is idling */ #define IDLE_STATUS_RXQ 4 /* 1: RXQ state machine is in non-IDLE state. 0: RXQ is idling */ #define IDLE_STATUS_TXQ 8 /* 1: TXQ state machine is in non-IDLE state. 0: TXQ is idling */ #define IDLE_STATUS_DMAR 0x10 /* 1: DMAR state machine is in non-IDLE state. 0: DMAR is idling */ #define IDLE_STATUS_DMAW 0x20 /* 1: DMAW state machine is in non-IDLE state. 0: DMAW is idling */ #define IDLE_STATUS_SMB 0x40 /* 1: SMB state machine is in non-IDLE state. 0: SMB is idling */ #define IDLE_STATUS_CMB 0x80 /* 1: CMB state machine is in non-IDLE state. 0: CMB is idling */ /* MDIO Control Register */ #define REG_MDIO_CTRL 0x1414 #define MDIO_DATA_MASK 0xffff /* On MDIO write, the 16-bit control data to write to PHY MII management register */ #define MDIO_DATA_SHIFT 0 /* On MDIO read, the 16-bit status data that was read from the PHY MII management register*/ #define MDIO_REG_ADDR_MASK 0x1f /* MDIO register address */ #define MDIO_REG_ADDR_SHIFT 16 #define MDIO_RW 0x200000 /* 1: read, 0: write */ #define MDIO_SUP_PREAMBLE 0x400000 /* Suppress preamble */ #define MDIO_START 0x800000 /* Write 1 to initiate the MDIO master. And this bit is self cleared after one cycle*/ #define MDIO_CLK_SEL_SHIFT 24 #define MDIO_CLK_25_4 0 #define MDIO_CLK_25_6 2 #define MDIO_CLK_25_8 3 #define MDIO_CLK_25_10 4 #define MDIO_CLK_25_14 5 #define MDIO_CLK_25_20 6 #define MDIO_CLK_25_28 7 #define MDIO_BUSY 0x8000000 #define MDIO_AP_EN 0x10000000 #define MDIO_WAIT_TIMES 10 /* MII PHY Status Register */ #define REG_PHY_STATUS 0x1418 #define PHY_STATUS_100M 0x20000 #define PHY_STATUS_EMI_CA 0x40000 /* BIST Control and Status Register0 (for the Packet Memory) */ #define REG_BIST0_CTRL 0x141c #define BIST0_NOW 0x1 /* 1: To trigger BIST0 logic. This bit stays high during the */ /* BIST process and reset to zero when BIST is done */ #define BIST0_SRAM_FAIL 0x2 /* 1: The SRAM failure is un-repairable because it has address */ /* decoder failure or more than 1 cell stuck-to-x failure */ #define BIST0_FUSE_FLAG 0x4 /* 1: Indicating one cell has been fixed */ /* BIST Control and Status Register1(for the retry buffer of PCI Express) */ #define REG_BIST1_CTRL 0x1420 #define BIST1_NOW 0x1 /* 1: To trigger BIST0 logic. This bit stays high during the */ /* BIST process and reset to zero when BIST is done */ #define BIST1_SRAM_FAIL 0x2 /* 1: The SRAM failure is un-repairable because it has address */ /* decoder failure or more than 1 cell stuck-to-x failure.*/ #define BIST1_FUSE_FLAG 0x4 /* SerDes Lock Detect Control and Status Register */ #define REG_SERDES_LOCK 0x1424 #define SERDES_LOCK_DETECT 1 /* 1: SerDes lock detected . This signal comes from Analog SerDes */ #define SERDES_LOCK_DETECT_EN 2 /* 1: Enable SerDes Lock detect function */ /* MAC Control Register */ #define REG_MAC_CTRL 0x1480 #define MAC_CTRL_TX_EN 1 /* 1: Transmit Enable */ #define MAC_CTRL_RX_EN 2 /* 1: Receive Enable */ #define MAC_CTRL_TX_FLOW 4 /* 1: Transmit Flow Control Enable */ #define MAC_CTRL_RX_FLOW 8 /* 1: Receive Flow Control Enable */ #define MAC_CTRL_LOOPBACK 0x10 /* 1: Loop back at G/MII Interface */ #define MAC_CTRL_DUPLX 0x20 /* 1: Full-duplex mode 0: Half-duplex mode */ #define MAC_CTRL_ADD_CRC 0x40 /* 1: Instruct MAC to attach CRC on all egress Ethernet frames */ #define MAC_CTRL_PAD 0x80 /* 1: Instruct MAC to pad short frames to 60-bytes, and then attach CRC. This bit has higher priority over CRC_EN */ #define MAC_CTRL_LENCHK 0x100 /* 1: Instruct MAC to check if length field matches the real packet length */ #define MAC_CTRL_HUGE_EN 0x200 /* 1: receive Jumbo frame enable */ #define MAC_CTRL_PRMLEN_SHIFT 10 /* Preamble length */ #define MAC_CTRL_PRMLEN_MASK 0xf #define MAC_CTRL_RMV_VLAN 0x4000 /* 1: to remove VLAN Tag automatically from all receive packets */ #define MAC_CTRL_PROMIS_EN 0x8000 /* 1: Promiscuous Mode Enable */ #define MAC_CTRL_TX_PAUSE 0x10000 /* 1: transmit test pause */ #define MAC_CTRL_SCNT 0x20000 /* 1: shortcut slot time counter */ #define MAC_CTRL_SRST_TX 0x40000 /* 1: synchronized reset Transmit MAC module */ #define MAC_CTRL_TX_SIMURST 0x80000 /* 1: transmit simulation reset */ #define MAC_CTRL_SPEED_SHIFT 20 /* 10: gigabit 01:10M/100M */ #define MAC_CTRL_SPEED_MASK 0x300000 #define MAC_CTRL_SPEED_1000 2 #define MAC_CTRL_SPEED_10_100 1 #define MAC_CTRL_DBG_TX_BKPRESURE 0x400000 /* 1: transmit maximum backoff (half-duplex test bit) */ #define MAC_CTRL_TX_HUGE 0x800000 /* 1: transmit huge enable */ #define MAC_CTRL_RX_CHKSUM_EN 0x1000000 /* 1: RX checksum enable */ #define MAC_CTRL_MC_ALL_EN 0x2000000 /* 1: upload all multicast frame without error to system */ #define MAC_CTRL_BC_EN 0x4000000 /* 1: upload all broadcast frame without error to system */ #define MAC_CTRL_DBG 0x8000000 /* 1: upload all received frame to system (Debug Mode) */ /* MAC IPG/IFG Control Register */ #define REG_MAC_IPG_IFG 0x1484 #define MAC_IPG_IFG_IPGT_SHIFT 0 /* Desired back to back inter-packet gap. The default is 96-bit time */ #define MAC_IPG_IFG_IPGT_MASK 0x7f #define MAC_IPG_IFG_MIFG_SHIFT 8 /* Minimum number of IFG to enforce in between RX frames */ #define MAC_IPG_IFG_MIFG_MASK 0xff /* Frame gap below such IFP is dropped */ #define MAC_IPG_IFG_IPGR1_SHIFT 16 /* 64bit Carrier-Sense window */ #define MAC_IPG_IFG_IPGR1_MASK 0x7f #define MAC_IPG_IFG_IPGR2_SHIFT 24 /* 96-bit IPG window */ #define MAC_IPG_IFG_IPGR2_MASK 0x7f /* MAC STATION ADDRESS */ #define REG_MAC_STA_ADDR 0x1488 /* Hash table for multicast address */ #define REG_RX_HASH_TABLE 0x1490 /* MAC Half-Duplex Control Register */ #define REG_MAC_HALF_DUPLX_CTRL 0x1498 #define MAC_HALF_DUPLX_CTRL_LCOL_SHIFT 0 /* Collision Window */ #define MAC_HALF_DUPLX_CTRL_LCOL_MASK 0x3ff #define MAC_HALF_DUPLX_CTRL_RETRY_SHIFT 12 /* Retransmission maximum, afterwards the packet will be discarded */ #define MAC_HALF_DUPLX_CTRL_RETRY_MASK 0xf #define MAC_HALF_DUPLX_CTRL_EXC_DEF_EN 0x10000 /* 1: Allow the transmission of a packet which has been excessively deferred */ #define MAC_HALF_DUPLX_CTRL_NO_BACK_C 0x20000 /* 1: No back-off on collision, immediately start the retransmission */ #define MAC_HALF_DUPLX_CTRL_NO_BACK_P 0x40000 /* 1: No back-off on backpressure, immediately start the transmission after back pressure */ #define MAC_HALF_DUPLX_CTRL_ABEBE 0x80000 /* 1: Alternative Binary Exponential Back-off Enabled */ #define MAC_HALF_DUPLX_CTRL_ABEBT_SHIFT 20 /* Maximum binary exponential number */ #define MAC_HALF_DUPLX_CTRL_ABEBT_MASK 0xf #define MAC_HALF_DUPLX_CTRL_JAMIPG_SHIFT 24 /* IPG to start JAM for collision based flow control in half-duplex */ #define MAC_HALF_DUPLX_CTRL_JAMIPG_MASK 0xf /* mode. In unit of 8-bit time */ /* Maximum Frame Length Control Register */ #define REG_MTU 0x149c /* Wake-On-Lan control register */ #define REG_WOL_CTRL 0x14a0 #define WOL_PATTERN_EN 0x00000001 #define WOL_PATTERN_PME_EN 0x00000002 #define WOL_MAGIC_EN 0x00000004 #define WOL_MAGIC_PME_EN 0x00000008 #define WOL_LINK_CHG_EN 0x00000010 #define WOL_LINK_CHG_PME_EN 0x00000020 #define WOL_PATTERN_ST 0x00000100 #define WOL_MAGIC_ST 0x00000200 #define WOL_LINKCHG_ST 0x00000400 #define WOL_CLK_SWITCH_EN 0x00008000 #define WOL_PT0_EN 0x00010000 #define WOL_PT1_EN 0x00020000 #define WOL_PT2_EN 0x00040000 #define WOL_PT3_EN 0x00080000 #define WOL_PT4_EN 0x00100000 #define WOL_PT5_EN 0x00200000 #define WOL_PT6_EN 0x00400000 /* WOL Length ( 2 DWORD ) */ #define REG_WOL_PATTERN_LEN 0x14a4 #define WOL_PT_LEN_MASK 0x7f #define WOL_PT0_LEN_SHIFT 0 #define WOL_PT1_LEN_SHIFT 8 #define WOL_PT2_LEN_SHIFT 16 #define WOL_PT3_LEN_SHIFT 24 #define WOL_PT4_LEN_SHIFT 0 #define WOL_PT5_LEN_SHIFT 8 #define WOL_PT6_LEN_SHIFT 16 /* Internal SRAM Partition Register */ #define REG_SRAM_TRD_ADDR 0x1518 #define REG_SRAM_TRD_LEN 0x151C #define REG_SRAM_RXF_ADDR 0x1520 #define REG_SRAM_RXF_LEN 0x1524 #define REG_SRAM_TXF_ADDR 0x1528 #define REG_SRAM_TXF_LEN 0x152C #define REG_SRAM_TCPH_ADDR 0x1530 #define REG_SRAM_PKTH_ADDR 0x1532 /* Load Ptr Register */ #define REG_LOAD_PTR 0x1534 /* Software sets this bit after the initialization of the head and tail */ /* * addresses of all descriptors, as well as the following descriptor * control register, which triggers each function block to load the head * pointer to prepare for the operation. This bit is then self-cleared * after one cycle. */ /* Descriptor Control register */ #define REG_RXF3_BASE_ADDR_HI 0x153C #define REG_DESC_BASE_ADDR_HI 0x1540 #define REG_RXF0_BASE_ADDR_HI 0x1540 /* share with DESC BASE ADDR HI */ #define REG_HOST_RXF0_PAGE0_LO 0x1544 #define REG_HOST_RXF0_PAGE1_LO 0x1548 #define REG_TPD_BASE_ADDR_LO 0x154C #define REG_RXF1_BASE_ADDR_HI 0x1550 #define REG_RXF2_BASE_ADDR_HI 0x1554 #define REG_HOST_RXFPAGE_SIZE 0x1558 #define REG_TPD_RING_SIZE 0x155C /* RSS about */ #define REG_RSS_KEY0 0x14B0 #define REG_RSS_KEY1 0x14B4 #define REG_RSS_KEY2 0x14B8 #define REG_RSS_KEY3 0x14BC #define REG_RSS_KEY4 0x14C0 #define REG_RSS_KEY5 0x14C4 #define REG_RSS_KEY6 0x14C8 #define REG_RSS_KEY7 0x14CC #define REG_RSS_KEY8 0x14D0 #define REG_RSS_KEY9 0x14D4 #define REG_IDT_TABLE4 0x14E0 #define REG_IDT_TABLE5 0x14E4 #define REG_IDT_TABLE6 0x14E8 #define REG_IDT_TABLE7 0x14EC #define REG_IDT_TABLE0 0x1560 #define REG_IDT_TABLE1 0x1564 #define REG_IDT_TABLE2 0x1568 #define REG_IDT_TABLE3 0x156C #define REG_IDT_TABLE REG_IDT_TABLE0 #define REG_RSS_HASH_VALUE 0x1570 #define REG_RSS_HASH_FLAG 0x1574 #define REG_BASE_CPU_NUMBER 0x157C /* TXQ Control Register */ #define REG_TXQ_CTRL 0x1580 #define TXQ_CTRL_NUM_TPD_BURST_MASK 0xF #define TXQ_CTRL_NUM_TPD_BURST_SHIFT 0 #define TXQ_CTRL_EN 0x20 /* 1: Enable TXQ */ #define TXQ_CTRL_ENH_MODE 0x40 /* Performance enhancement mode, in which up to two back-to-back DMA read commands might be dispatched. */ #define TXQ_CTRL_TXF_BURST_NUM_SHIFT 16 /* Number of data byte to read in a cache-aligned burst. Each SRAM entry is 8-byte in length. */ #define TXQ_CTRL_TXF_BURST_NUM_MASK 0xffff /* Jumbo packet Threshold for task offload */ #define REG_TX_EARLY_TH 0x1584 /* Jumbo frame threshold in QWORD unit. Packet greater than */ /* JUMBO_TASK_OFFLOAD_THRESHOLD will not be task offloaded. */ #define TX_TX_EARLY_TH_MASK 0x7ff #define TX_TX_EARLY_TH_SHIFT 0 /* RXQ Control Register */ #define REG_RXQ_CTRL 0x15A0 #define RXQ_CTRL_PBA_ALIGN_32 0 /* rx-packet alignment */ #define RXQ_CTRL_PBA_ALIGN_64 1 #define RXQ_CTRL_PBA_ALIGN_128 2 #define RXQ_CTRL_PBA_ALIGN_256 3 #define RXQ_CTRL_Q1_EN 0x10 #define RXQ_CTRL_Q2_EN 0x20 #define RXQ_CTRL_Q3_EN 0x40 #define RXQ_CTRL_IPV6_XSUM_VERIFY_EN 0x80 #define RXQ_CTRL_HASH_TLEN_SHIFT 8 #define RXQ_CTRL_HASH_TLEN_MASK 0xFF #define RXQ_CTRL_HASH_TYPE_IPV4 0x10000 #define RXQ_CTRL_HASH_TYPE_IPV4_TCP 0x20000 #define RXQ_CTRL_HASH_TYPE_IPV6 0x40000 #define RXQ_CTRL_HASH_TYPE_IPV6_TCP 0x80000 #define RXQ_CTRL_RSS_MODE_DISABLE 0 #define RXQ_CTRL_RSS_MODE_SQSINT 0x4000000 #define RXQ_CTRL_RSS_MODE_MQUESINT 0x8000000 #define RXQ_CTRL_RSS_MODE_MQUEMINT 0xC000000 #define RXQ_CTRL_NIP_QUEUE_SEL_TBL 0x10000000 #define RXQ_CTRL_HASH_ENABLE 0x20000000 #define RXQ_CTRL_CUT_THRU_EN 0x40000000 #define RXQ_CTRL_EN 0x80000000 /* Rx jumbo packet threshold and rrd retirement timer */ #define REG_RXQ_JMBOSZ_RRDTIM 0x15A4 /* * Jumbo packet threshold for non-VLAN packet, in QWORD (64-bit) unit. * When the packet length greater than or equal to this value, RXQ * shall start cut-through forwarding of the received packet. */ #define RXQ_JMBOSZ_TH_MASK 0x7ff #define RXQ_JMBOSZ_TH_SHIFT 0 /* RRD retirement timer. Decrement by 1 after every 512ns passes*/ #define RXQ_JMBO_LKAH_MASK 0xf #define RXQ_JMBO_LKAH_SHIFT 11 /* RXF flow control register */ #define REG_RXQ_RXF_PAUSE_THRESH 0x15A8 #define RXQ_RXF_PAUSE_TH_HI_SHIFT 0 #define RXQ_RXF_PAUSE_TH_HI_MASK 0xfff #define RXQ_RXF_PAUSE_TH_LO_SHIFT 16 #define RXQ_RXF_PAUSE_TH_LO_MASK 0xfff /* DMA Engine Control Register */ #define REG_DMA_CTRL 0x15C0 #define DMA_CTRL_DMAR_IN_ORDER 0x1 #define DMA_CTRL_DMAR_ENH_ORDER 0x2 #define DMA_CTRL_DMAR_OUT_ORDER 0x4 #define DMA_CTRL_RCB_VALUE 0x8 #define DMA_CTRL_DMAR_BURST_LEN_SHIFT 4 #define DMA_CTRL_DMAR_BURST_LEN_MASK 7 #define DMA_CTRL_DMAW_BURST_LEN_SHIFT 7 #define DMA_CTRL_DMAW_BURST_LEN_MASK 7 #define DMA_CTRL_DMAR_REQ_PRI 0x400 #define DMA_CTRL_DMAR_DLY_CNT_MASK 0x1F #define DMA_CTRL_DMAR_DLY_CNT_SHIFT 11 #define DMA_CTRL_DMAW_DLY_CNT_MASK 0xF #define DMA_CTRL_DMAW_DLY_CNT_SHIFT 16 #define DMA_CTRL_TXCMB_EN 0x100000 #define DMA_CTRL_RXCMB_EN 0x200000 /* CMB/SMB Control Register */ #define REG_SMB_STAT_TIMER 0x15C4 #define REG_TRIG_RRD_THRESH 0x15CA #define REG_TRIG_TPD_THRESH 0x15C8 #define REG_TRIG_TXTIMER 0x15CC #define REG_TRIG_RXTIMER 0x15CE /* HOST RXF Page 1,2,3 address */ #define REG_HOST_RXF1_PAGE0_LO 0x15D0 #define REG_HOST_RXF1_PAGE1_LO 0x15D4 #define REG_HOST_RXF2_PAGE0_LO 0x15D8 #define REG_HOST_RXF2_PAGE1_LO 0x15DC #define REG_HOST_RXF3_PAGE0_LO 0x15E0 #define REG_HOST_RXF3_PAGE1_LO 0x15E4 /* Mail box */ #define REG_MB_RXF1_RADDR 0x15B4 #define REG_MB_RXF2_RADDR 0x15B8 #define REG_MB_RXF3_RADDR 0x15BC #define REG_MB_TPD_PROD_IDX 0x15F0 /* RXF-Page 0-3 PageNo & Valid bit */ #define REG_HOST_RXF0_PAGE0_VLD 0x15F4 #define HOST_RXF_VALID 1 #define HOST_RXF_PAGENO_SHIFT 1 #define HOST_RXF_PAGENO_MASK 0x7F #define REG_HOST_RXF0_PAGE1_VLD 0x15F5 #define REG_HOST_RXF1_PAGE0_VLD 0x15F6 #define REG_HOST_RXF1_PAGE1_VLD 0x15F7 #define REG_HOST_RXF2_PAGE0_VLD 0x15F8 #define REG_HOST_RXF2_PAGE1_VLD 0x15F9 #define REG_HOST_RXF3_PAGE0_VLD 0x15FA #define REG_HOST_RXF3_PAGE1_VLD 0x15FB /* Interrupt Status Register */ #define REG_ISR 0x1600 #define ISR_SMB 1 #define ISR_TIMER 2 /* Interrupt when Timer is counted down to zero */ /* * Software manual interrupt, for debug. Set when SW_MAN_INT_EN is set * in Table 51 Selene Master Control Register (Offset 0x1400). */ #define ISR_MANUAL 4 #define ISR_HW_RXF_OV 8 /* RXF overflow interrupt */ #define ISR_HOST_RXF0_OV 0x10 #define ISR_HOST_RXF1_OV 0x20 #define ISR_HOST_RXF2_OV 0x40 #define ISR_HOST_RXF3_OV 0x80 #define ISR_TXF_UN 0x100 #define ISR_RX0_PAGE_FULL 0x200 #define ISR_DMAR_TO_RST 0x400 #define ISR_DMAW_TO_RST 0x800 #define ISR_GPHY 0x1000 #define ISR_TX_CREDIT 0x2000 #define ISR_GPHY_LPW 0x4000 /* GPHY low power state interrupt */ #define ISR_RX_PKT 0x10000 /* One packet received, triggered by RFD */ #define ISR_TX_PKT 0x20000 /* One packet transmitted, triggered by TPD */ #define ISR_TX_DMA 0x40000 #define ISR_RX_PKT_1 0x80000 #define ISR_RX_PKT_2 0x100000 #define ISR_RX_PKT_3 0x200000 #define ISR_MAC_RX 0x400000 #define ISR_MAC_TX 0x800000 #define ISR_UR_DETECTED 0x1000000 #define ISR_FERR_DETECTED 0x2000000 #define ISR_NFERR_DETECTED 0x4000000 #define ISR_CERR_DETECTED 0x8000000 #define ISR_PHY_LINKDOWN 0x10000000 #define ISR_DIS_INT 0x80000000 /* Interrupt Mask Register */ #define REG_IMR 0x1604 #define IMR_NORMAL_MASK (\ ISR_SMB |\ ISR_TXF_UN |\ ISR_HW_RXF_OV |\ ISR_HOST_RXF0_OV|\ ISR_MANUAL |\ ISR_GPHY |\ ISR_GPHY_LPW |\ ISR_DMAR_TO_RST |\ ISR_DMAW_TO_RST |\ ISR_PHY_LINKDOWN|\ ISR_RX_PKT |\ ISR_TX_PKT) #define ISR_TX_EVENT (ISR_TXF_UN | ISR_TX_PKT) #define ISR_RX_EVENT (ISR_HOST_RXF0_OV | ISR_HW_RXF_OV | ISR_RX_PKT) #define REG_MAC_RX_STATUS_BIN 0x1700 #define REG_MAC_RX_STATUS_END 0x175c #define REG_MAC_TX_STATUS_BIN 0x1760 #define REG_MAC_TX_STATUS_END 0x17c0 /* Hardware Offset Register */ #define REG_HOST_RXF0_PAGEOFF 0x1800 #define REG_TPD_CONS_IDX 0x1804 #define REG_HOST_RXF1_PAGEOFF 0x1808 #define REG_HOST_RXF2_PAGEOFF 0x180C #define REG_HOST_RXF3_PAGEOFF 0x1810 /* RXF-Page 0-3 Offset DMA Address */ #define REG_HOST_RXF0_MB0_LO 0x1820 #define REG_HOST_RXF0_MB1_LO 0x1824 #define REG_HOST_RXF1_MB0_LO 0x1828 #define REG_HOST_RXF1_MB1_LO 0x182C #define REG_HOST_RXF2_MB0_LO 0x1830 #define REG_HOST_RXF2_MB1_LO 0x1834 #define REG_HOST_RXF3_MB0_LO 0x1838 #define REG_HOST_RXF3_MB1_LO 0x183C /* Tpd CMB DMA Address */ #define REG_HOST_TX_CMB_LO 0x1840 #define REG_HOST_SMB_ADDR_LO 0x1844 /* DEBUG ADDR */ #define REG_DEBUG_DATA0 0x1900 #define REG_DEBUG_DATA1 0x1904 /***************************** MII definition ***************************************/ /* PHY Common Register */ #define MII_AT001_PSCR 0x10 #define MII_AT001_PSSR 0x11 #define MII_INT_CTRL 0x12 #define MII_INT_STATUS 0x13 #define MII_SMARTSPEED 0x14 #define MII_LBRERROR 0x18 #define MII_RESV2 0x1a #define MII_DBG_ADDR 0x1D #define MII_DBG_DATA 0x1E /* Autoneg Advertisement Register */ #define MII_AR_DEFAULT_CAP_MASK 0 /* 1000BASE-T Control Register */ #define MII_AT001_CR_1000T_SPEED_MASK \ (ADVERTISE_1000FULL | ADVERTISE_1000HALF) #define MII_AT001_CR_1000T_DEFAULT_CAP_MASK MII_AT001_CR_1000T_SPEED_MASK /* AT001 PHY Specific Control Register */ #define MII_AT001_PSCR_JABBER_DISABLE 0x0001 /* 1=Jabber Function disabled */ #define MII_AT001_PSCR_POLARITY_REVERSAL 0x0002 /* 1=Polarity Reversal enabled */ #define MII_AT001_PSCR_SQE_TEST 0x0004 /* 1=SQE Test enabled */ #define MII_AT001_PSCR_MAC_POWERDOWN 0x0008 #define MII_AT001_PSCR_CLK125_DISABLE 0x0010 /* 1=CLK125 low, * 0=CLK125 toggling */ #define MII_AT001_PSCR_MDI_MANUAL_MODE 0x0000 /* MDI Crossover Mode bits 6:5 */ /* Manual MDI configuration */ #define MII_AT001_PSCR_MDIX_MANUAL_MODE 0x0020 /* Manual MDIX configuration */ #define MII_AT001_PSCR_AUTO_X_1000T 0x0040 /* 1000BASE-T: Auto crossover, * 100BASE-TX/10BASE-T: * MDI Mode */ #define MII_AT001_PSCR_AUTO_X_MODE 0x0060 /* Auto crossover enabled * all speeds. */ #define MII_AT001_PSCR_10BT_EXT_DIST_ENABLE 0x0080 /* 1=Enable Extended 10BASE-T distance * (Lower 10BASE-T RX Threshold) * 0=Normal 10BASE-T RX Threshold */ #define MII_AT001_PSCR_MII_5BIT_ENABLE 0x0100 /* 1=5-Bit interface in 100BASE-TX * 0=MII interface in 100BASE-TX */ #define MII_AT001_PSCR_SCRAMBLER_DISABLE 0x0200 /* 1=Scrambler disable */ #define MII_AT001_PSCR_FORCE_LINK_GOOD 0x0400 /* 1=Force link good */ #define MII_AT001_PSCR_ASSERT_CRS_ON_TX 0x0800 /* 1=Assert CRS on Transmit */ #define MII_AT001_PSCR_POLARITY_REVERSAL_SHIFT 1 #define MII_AT001_PSCR_AUTO_X_MODE_SHIFT 5 #define MII_AT001_PSCR_10BT_EXT_DIST_ENABLE_SHIFT 7 /* AT001 PHY Specific Status Register */ #define MII_AT001_PSSR_SPD_DPLX_RESOLVED 0x0800 /* 1=Speed & Duplex resolved */ #define MII_AT001_PSSR_DPLX 0x2000 /* 1=Duplex 0=Half Duplex */ #define MII_AT001_PSSR_SPEED 0xC000 /* Speed, bits 14:15 */ #define MII_AT001_PSSR_10MBS 0x0000 /* 00=10Mbs */ #define MII_AT001_PSSR_100MBS 0x4000 /* 01=100Mbs */ #define MII_AT001_PSSR_1000MBS 0x8000 /* 10=1000Mbs */ #endif /*_ATHL1E_HW_H_*/
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1