| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Lee Jones | 2948 | 48.21% | 21 | 38.18% |
| Linus Walleij | 987 | 16.14% | 3 | 5.45% |
| Bengt Jonsson | 962 | 15.73% | 10 | 18.18% |
| Axel Lin | 465 | 7.60% | 14 | 25.45% |
| Sundar R Iyer | 425 | 6.95% | 1 | 1.82% |
| Emeric Vigier | 241 | 3.94% | 1 | 1.82% |
| Mattias Wallin | 47 | 0.77% | 1 | 1.82% |
| Zhenhua HUANG | 28 | 0.46% | 1 | 1.82% |
| Jingoo Han | 8 | 0.13% | 1 | 1.82% |
| Paul Gortmaker | 3 | 0.05% | 1 | 1.82% |
| Fabio Baltieri | 1 | 0.02% | 1 | 1.82% |
| Total | 6115 | 55 |
/* * Copyright (C) ST-Ericsson SA 2010 * * License Terms: GNU General Public License v2 * * Authors: Sundar Iyer <sundar.iyer@stericsson.com> for ST-Ericsson * Bengt Jonsson <bengt.g.jonsson@stericsson.com> for ST-Ericsson * Daniel Willerud <daniel.willerud@stericsson.com> for ST-Ericsson * * AB8500 peripheral regulators * * AB8500 supports the following regulators: * VAUX1/2/3, VINTCORE, VTVOUT, VUSB, VAUDIO, VAMIC1/2, VDMIC, VANA * * AB8505 supports the following regulators: * VAUX1/2/3/4/5/6, VINTCORE, VADC, VUSB, VAUDIO, VAMIC1/2, VDMIC, VANA */ #include <linux/init.h> #include <linux/kernel.h> #include <linux/module.h> #include <linux/err.h> #include <linux/platform_device.h> #include <linux/mfd/abx500.h> #include <linux/mfd/abx500/ab8500.h> #include <linux/of.h> #include <linux/regulator/of_regulator.h> #include <linux/regulator/driver.h> #include <linux/regulator/machine.h> #include <linux/regulator/ab8500.h> #include <linux/slab.h> /** * struct ab8500_shared_mode - is used when mode is shared between * two regulators. * @shared_regulator: pointer to the other sharing regulator * @lp_mode_req: low power mode requested by this regulator */ struct ab8500_shared_mode { struct ab8500_regulator_info *shared_regulator; bool lp_mode_req; }; /** * struct ab8500_regulator_info - ab8500 regulator information * @dev: device pointer * @desc: regulator description * @regulator_dev: regulator device * @shared_mode: used when mode is shared between two regulators * @load_lp_uA: maximum load in idle (low power) mode * @update_bank: bank to control on/off * @update_reg: register to control on/off * @update_mask: mask to enable/disable and set mode of regulator * @update_val: bits holding the regulator current mode * @update_val_idle: bits to enable the regulator in idle (low power) mode * @update_val_normal: bits to enable the regulator in normal (high power) mode * @mode_bank: bank with location of mode register * @mode_reg: mode register * @mode_mask: mask for setting mode * @mode_val_idle: mode setting for low power * @mode_val_normal: mode setting for normal power * @voltage_bank: bank to control regulator voltage * @voltage_reg: register to control regulator voltage * @voltage_mask: mask to control regulator voltage */ struct ab8500_regulator_info { struct device *dev; struct regulator_desc desc; struct regulator_dev *regulator; struct ab8500_shared_mode *shared_mode; int load_lp_uA; u8 update_bank; u8 update_reg; u8 update_mask; u8 update_val; u8 update_val_idle; u8 update_val_normal; u8 mode_bank; u8 mode_reg; u8 mode_mask; u8 mode_val_idle; u8 mode_val_normal; u8 voltage_bank; u8 voltage_reg; u8 voltage_mask; struct { u8 voltage_limit; u8 voltage_bank; u8 voltage_reg; u8 voltage_mask; } expand_register; }; /* voltage tables for the vauxn/vintcore supplies */ static const unsigned int ldo_vauxn_voltages[] = { 1100000, 1200000, 1300000, 1400000, 1500000, 1800000, 1850000, 1900000, 2500000, 2650000, 2700000, 2750000, 2800000, 2900000, 3000000, 3300000, }; static const unsigned int ldo_vaux3_voltages[] = { 1200000, 1500000, 1800000, 2100000, 2500000, 2750000, 2790000, 2910000, }; static const unsigned int ldo_vaux56_voltages[] = { 1800000, 1050000, 1100000, 1200000, 1500000, 2200000, 2500000, 2790000, }; static const unsigned int ldo_vintcore_voltages[] = { 1200000, 1225000, 1250000, 1275000, 1300000, 1325000, 1350000, }; static const unsigned int ldo_sdio_voltages[] = { 1160000, 1050000, 1100000, 1500000, 1800000, 2200000, 2910000, 3050000, }; static const unsigned int fixed_1200000_voltage[] = { 1200000, }; static const unsigned int fixed_1800000_voltage[] = { 1800000, }; static const unsigned int fixed_2000000_voltage[] = { 2000000, }; static const unsigned int fixed_2050000_voltage[] = { 2050000, }; static const unsigned int fixed_3300000_voltage[] = { 3300000, }; static const unsigned int ldo_vana_voltages[] = { 1050000, 1075000, 1100000, 1125000, 1150000, 1175000, 1200000, 1225000, }; static const unsigned int ldo_vaudio_voltages[] = { 2000000, 2100000, 2200000, 2300000, 2400000, 2500000, 2600000, 2600000, /* Duplicated in Vaudio and IsoUicc Control register. */ }; static const unsigned int ldo_vdmic_voltages[] = { 1800000, 1900000, 2000000, 2850000, }; static DEFINE_MUTEX(shared_mode_mutex); static struct ab8500_shared_mode ldo_anamic1_shared; static struct ab8500_shared_mode ldo_anamic2_shared; static int ab8500_regulator_enable(struct regulator_dev *rdev) { int ret; struct ab8500_regulator_info *info = rdev_get_drvdata(rdev); if (info == NULL) { dev_err(rdev_get_dev(rdev), "regulator info null pointer\n"); return -EINVAL; } ret = abx500_mask_and_set_register_interruptible(info->dev, info->update_bank, info->update_reg, info->update_mask, info->update_val); if (ret < 0) { dev_err(rdev_get_dev(rdev), "couldn't set enable bits for regulator\n"); return ret; } dev_vdbg(rdev_get_dev(rdev), "%s-enable (bank, reg, mask, value): 0x%x, 0x%x, 0x%x, 0x%x\n", info->desc.name, info->update_bank, info->update_reg, info->update_mask, info->update_val); return ret; } static int ab8500_regulator_disable(struct regulator_dev *rdev) { int ret; struct ab8500_regulator_info *info = rdev_get_drvdata(rdev); if (info == NULL) { dev_err(rdev_get_dev(rdev), "regulator info null pointer\n"); return -EINVAL; } ret = abx500_mask_and_set_register_interruptible(info->dev, info->update_bank, info->update_reg, info->update_mask, 0x0); if (ret < 0) { dev_err(rdev_get_dev(rdev), "couldn't set disable bits for regulator\n"); return ret; } dev_vdbg(rdev_get_dev(rdev), "%s-disable (bank, reg, mask, value): 0x%x, 0x%x, 0x%x, 0x%x\n", info->desc.name, info->update_bank, info->update_reg, info->update_mask, 0x0); return ret; } static int ab8500_regulator_is_enabled(struct regulator_dev *rdev) { int ret; struct ab8500_regulator_info *info = rdev_get_drvdata(rdev); u8 regval; if (info == NULL) { dev_err(rdev_get_dev(rdev), "regulator info null pointer\n"); return -EINVAL; } ret = abx500_get_register_interruptible(info->dev, info->update_bank, info->update_reg, ®val); if (ret < 0) { dev_err(rdev_get_dev(rdev), "couldn't read 0x%x register\n", info->update_reg); return ret; } dev_vdbg(rdev_get_dev(rdev), "%s-is_enabled (bank, reg, mask, value): 0x%x, 0x%x, 0x%x," " 0x%x\n", info->desc.name, info->update_bank, info->update_reg, info->update_mask, regval); if (regval & info->update_mask) return 1; else return 0; } static unsigned int ab8500_regulator_get_optimum_mode( struct regulator_dev *rdev, int input_uV, int output_uV, int load_uA) { unsigned int mode; struct ab8500_regulator_info *info = rdev_get_drvdata(rdev); if (info == NULL) { dev_err(rdev_get_dev(rdev), "regulator info null pointer\n"); return -EINVAL; } if (load_uA <= info->load_lp_uA) mode = REGULATOR_MODE_IDLE; else mode = REGULATOR_MODE_NORMAL; return mode; } static int ab8500_regulator_set_mode(struct regulator_dev *rdev, unsigned int mode) { int ret = 0; u8 bank, reg, mask, val; bool lp_mode_req = false; struct ab8500_regulator_info *info = rdev_get_drvdata(rdev); if (info == NULL) { dev_err(rdev_get_dev(rdev), "regulator info null pointer\n"); return -EINVAL; } if (info->mode_mask) { bank = info->mode_bank; reg = info->mode_reg; mask = info->mode_mask; } else { bank = info->update_bank; reg = info->update_reg; mask = info->update_mask; } if (info->shared_mode) mutex_lock(&shared_mode_mutex); switch (mode) { case REGULATOR_MODE_NORMAL: if (info->shared_mode) lp_mode_req = false; if (info->mode_mask) val = info->mode_val_normal; else val = info->update_val_normal; break; case REGULATOR_MODE_IDLE: if (info->shared_mode) { struct ab8500_regulator_info *shared_regulator; shared_regulator = info->shared_mode->shared_regulator; if (!shared_regulator->shared_mode->lp_mode_req) { /* Other regulator prevent LP mode */ info->shared_mode->lp_mode_req = true; goto out_unlock; } lp_mode_req = true; } if (info->mode_mask) val = info->mode_val_idle; else val = info->update_val_idle; break; default: ret = -EINVAL; goto out_unlock; } if (info->mode_mask || ab8500_regulator_is_enabled(rdev)) { ret = abx500_mask_and_set_register_interruptible(info->dev, bank, reg, mask, val); if (ret < 0) { dev_err(rdev_get_dev(rdev), "couldn't set regulator mode\n"); goto out_unlock; } dev_vdbg(rdev_get_dev(rdev), "%s-set_mode (bank, reg, mask, value): " "0x%x, 0x%x, 0x%x, 0x%x\n", info->desc.name, bank, reg, mask, val); } if (!info->mode_mask) info->update_val = val; if (info->shared_mode) info->shared_mode->lp_mode_req = lp_mode_req; out_unlock: if (info->shared_mode) mutex_unlock(&shared_mode_mutex); return ret; } static unsigned int ab8500_regulator_get_mode(struct regulator_dev *rdev) { struct ab8500_regulator_info *info = rdev_get_drvdata(rdev); int ret; u8 val; u8 val_normal; u8 val_idle; if (info == NULL) { dev_err(rdev_get_dev(rdev), "regulator info null pointer\n"); return -EINVAL; } /* Need special handling for shared mode */ if (info->shared_mode) { if (info->shared_mode->lp_mode_req) return REGULATOR_MODE_IDLE; else return REGULATOR_MODE_NORMAL; } if (info->mode_mask) { /* Dedicated register for handling mode */ ret = abx500_get_register_interruptible(info->dev, info->mode_bank, info->mode_reg, &val); val = val & info->mode_mask; val_normal = info->mode_val_normal; val_idle = info->mode_val_idle; } else { /* Mode register same as enable register */ val = info->update_val; val_normal = info->update_val_normal; val_idle = info->update_val_idle; } if (val == val_normal) ret = REGULATOR_MODE_NORMAL; else if (val == val_idle) ret = REGULATOR_MODE_IDLE; else ret = -EINVAL; return ret; } static int ab8500_regulator_get_voltage_sel(struct regulator_dev *rdev) { int ret, voltage_shift; struct ab8500_regulator_info *info = rdev_get_drvdata(rdev); u8 regval; if (info == NULL) { dev_err(rdev_get_dev(rdev), "regulator info null pointer\n"); return -EINVAL; } voltage_shift = ffs(info->voltage_mask) - 1; ret = abx500_get_register_interruptible(info->dev, info->voltage_bank, info->voltage_reg, ®val); if (ret < 0) { dev_err(rdev_get_dev(rdev), "couldn't read voltage reg for regulator\n"); return ret; } dev_vdbg(rdev_get_dev(rdev), "%s-get_voltage (bank, reg, mask, shift, value): " "0x%x, 0x%x, 0x%x, 0x%x, 0x%x\n", info->desc.name, info->voltage_bank, info->voltage_reg, info->voltage_mask, voltage_shift, regval); return (regval & info->voltage_mask) >> voltage_shift; } static int ab8500_regulator_set_voltage_sel(struct regulator_dev *rdev, unsigned selector) { int ret, voltage_shift; struct ab8500_regulator_info *info = rdev_get_drvdata(rdev); u8 regval; if (info == NULL) { dev_err(rdev_get_dev(rdev), "regulator info null pointer\n"); return -EINVAL; } voltage_shift = ffs(info->voltage_mask) - 1; /* set the registers for the request */ regval = (u8)selector << voltage_shift; ret = abx500_mask_and_set_register_interruptible(info->dev, info->voltage_bank, info->voltage_reg, info->voltage_mask, regval); if (ret < 0) dev_err(rdev_get_dev(rdev), "couldn't set voltage reg for regulator\n"); dev_vdbg(rdev_get_dev(rdev), "%s-set_voltage (bank, reg, mask, value): 0x%x, 0x%x, 0x%x," " 0x%x\n", info->desc.name, info->voltage_bank, info->voltage_reg, info->voltage_mask, regval); return ret; } static struct regulator_ops ab8500_regulator_volt_mode_ops = { .enable = ab8500_regulator_enable, .disable = ab8500_regulator_disable, .is_enabled = ab8500_regulator_is_enabled, .get_optimum_mode = ab8500_regulator_get_optimum_mode, .set_mode = ab8500_regulator_set_mode, .get_mode = ab8500_regulator_get_mode, .get_voltage_sel = ab8500_regulator_get_voltage_sel, .set_voltage_sel = ab8500_regulator_set_voltage_sel, .list_voltage = regulator_list_voltage_table, }; static struct regulator_ops ab8500_regulator_volt_ops = { .enable = ab8500_regulator_enable, .disable = ab8500_regulator_disable, .is_enabled = ab8500_regulator_is_enabled, .get_voltage_sel = ab8500_regulator_get_voltage_sel, .set_voltage_sel = ab8500_regulator_set_voltage_sel, .list_voltage = regulator_list_voltage_table, }; static struct regulator_ops ab8500_regulator_mode_ops = { .enable = ab8500_regulator_enable, .disable = ab8500_regulator_disable, .is_enabled = ab8500_regulator_is_enabled, .get_optimum_mode = ab8500_regulator_get_optimum_mode, .set_mode = ab8500_regulator_set_mode, .get_mode = ab8500_regulator_get_mode, .list_voltage = regulator_list_voltage_table, }; static struct regulator_ops ab8500_regulator_ops = { .enable = ab8500_regulator_enable, .disable = ab8500_regulator_disable, .is_enabled = ab8500_regulator_is_enabled, .list_voltage = regulator_list_voltage_table, }; static struct regulator_ops ab8500_regulator_anamic_mode_ops = { .enable = ab8500_regulator_enable, .disable = ab8500_regulator_disable, .is_enabled = ab8500_regulator_is_enabled, .set_mode = ab8500_regulator_set_mode, .get_mode = ab8500_regulator_get_mode, .list_voltage = regulator_list_voltage_table, }; /* AB8500 regulator information */ static struct ab8500_regulator_info ab8500_regulator_info[AB8500_NUM_REGULATORS] = { /* * Variable Voltage Regulators * name, min mV, max mV, * update bank, reg, mask, enable val * volt bank, reg, mask */ [AB8500_LDO_AUX1] = { .desc = { .name = "LDO-AUX1", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8500_LDO_AUX1, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vauxn_voltages), .volt_table = ldo_vauxn_voltages, .enable_time = 200, .supply_name = "vin", }, .load_lp_uA = 5000, .update_bank = 0x04, .update_reg = 0x09, .update_mask = 0x03, .update_val = 0x01, .update_val_idle = 0x03, .update_val_normal = 0x01, .voltage_bank = 0x04, .voltage_reg = 0x1f, .voltage_mask = 0x0f, }, [AB8500_LDO_AUX2] = { .desc = { .name = "LDO-AUX2", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8500_LDO_AUX2, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vauxn_voltages), .volt_table = ldo_vauxn_voltages, .enable_time = 200, .supply_name = "vin", }, .load_lp_uA = 5000, .update_bank = 0x04, .update_reg = 0x09, .update_mask = 0x0c, .update_val = 0x04, .update_val_idle = 0x0c, .update_val_normal = 0x04, .voltage_bank = 0x04, .voltage_reg = 0x20, .voltage_mask = 0x0f, }, [AB8500_LDO_AUX3] = { .desc = { .name = "LDO-AUX3", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8500_LDO_AUX3, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vaux3_voltages), .volt_table = ldo_vaux3_voltages, .enable_time = 450, .supply_name = "vin", }, .load_lp_uA = 5000, .update_bank = 0x04, .update_reg = 0x0a, .update_mask = 0x03, .update_val = 0x01, .update_val_idle = 0x03, .update_val_normal = 0x01, .voltage_bank = 0x04, .voltage_reg = 0x21, .voltage_mask = 0x07, }, [AB8500_LDO_INTCORE] = { .desc = { .name = "LDO-INTCORE", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8500_LDO_INTCORE, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vintcore_voltages), .volt_table = ldo_vintcore_voltages, .enable_time = 750, }, .load_lp_uA = 5000, .update_bank = 0x03, .update_reg = 0x80, .update_mask = 0x44, .update_val = 0x44, .update_val_idle = 0x44, .update_val_normal = 0x04, .voltage_bank = 0x03, .voltage_reg = 0x80, .voltage_mask = 0x38, }, /* * Fixed Voltage Regulators * name, fixed mV, * update bank, reg, mask, enable val */ [AB8500_LDO_TVOUT] = { .desc = { .name = "LDO-TVOUT", .ops = &ab8500_regulator_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8500_LDO_TVOUT, .owner = THIS_MODULE, .n_voltages = 1, .volt_table = fixed_2000000_voltage, .enable_time = 500, }, .load_lp_uA = 1000, .update_bank = 0x03, .update_reg = 0x80, .update_mask = 0x82, .update_val = 0x02, .update_val_idle = 0x82, .update_val_normal = 0x02, }, [AB8500_LDO_AUDIO] = { .desc = { .name = "LDO-AUDIO", .ops = &ab8500_regulator_ops, .type = REGULATOR_VOLTAGE, .id = AB8500_LDO_AUDIO, .owner = THIS_MODULE, .n_voltages = 1, .enable_time = 140, .volt_table = fixed_2000000_voltage, }, .update_bank = 0x03, .update_reg = 0x83, .update_mask = 0x02, .update_val = 0x02, }, [AB8500_LDO_ANAMIC1] = { .desc = { .name = "LDO-ANAMIC1", .ops = &ab8500_regulator_ops, .type = REGULATOR_VOLTAGE, .id = AB8500_LDO_ANAMIC1, .owner = THIS_MODULE, .n_voltages = 1, .enable_time = 500, .volt_table = fixed_2050000_voltage, }, .update_bank = 0x03, .update_reg = 0x83, .update_mask = 0x08, .update_val = 0x08, }, [AB8500_LDO_ANAMIC2] = { .desc = { .name = "LDO-ANAMIC2", .ops = &ab8500_regulator_ops, .type = REGULATOR_VOLTAGE, .id = AB8500_LDO_ANAMIC2, .owner = THIS_MODULE, .n_voltages = 1, .enable_time = 500, .volt_table = fixed_2050000_voltage, }, .update_bank = 0x03, .update_reg = 0x83, .update_mask = 0x10, .update_val = 0x10, }, [AB8500_LDO_DMIC] = { .desc = { .name = "LDO-DMIC", .ops = &ab8500_regulator_ops, .type = REGULATOR_VOLTAGE, .id = AB8500_LDO_DMIC, .owner = THIS_MODULE, .n_voltages = 1, .enable_time = 420, .volt_table = fixed_1800000_voltage, }, .update_bank = 0x03, .update_reg = 0x83, .update_mask = 0x04, .update_val = 0x04, }, /* * Regulators with fixed voltage and normal/idle modes */ [AB8500_LDO_ANA] = { .desc = { .name = "LDO-ANA", .ops = &ab8500_regulator_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8500_LDO_ANA, .owner = THIS_MODULE, .n_voltages = 1, .enable_time = 140, .volt_table = fixed_1200000_voltage, }, .load_lp_uA = 1000, .update_bank = 0x04, .update_reg = 0x06, .update_mask = 0x0c, .update_val = 0x04, .update_val_idle = 0x0c, .update_val_normal = 0x04, }, }; /* AB8505 regulator information */ static struct ab8500_regulator_info ab8505_regulator_info[AB8505_NUM_REGULATORS] = { /* * Variable Voltage Regulators * name, min mV, max mV, * update bank, reg, mask, enable val * volt bank, reg, mask */ [AB8505_LDO_AUX1] = { .desc = { .name = "LDO-AUX1", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_AUX1, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vauxn_voltages), .volt_table = ldo_vauxn_voltages, }, .load_lp_uA = 5000, .update_bank = 0x04, .update_reg = 0x09, .update_mask = 0x03, .update_val = 0x01, .update_val_idle = 0x03, .update_val_normal = 0x01, .voltage_bank = 0x04, .voltage_reg = 0x1f, .voltage_mask = 0x0f, }, [AB8505_LDO_AUX2] = { .desc = { .name = "LDO-AUX2", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_AUX2, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vauxn_voltages), .volt_table = ldo_vauxn_voltages, }, .load_lp_uA = 5000, .update_bank = 0x04, .update_reg = 0x09, .update_mask = 0x0c, .update_val = 0x04, .update_val_idle = 0x0c, .update_val_normal = 0x04, .voltage_bank = 0x04, .voltage_reg = 0x20, .voltage_mask = 0x0f, }, [AB8505_LDO_AUX3] = { .desc = { .name = "LDO-AUX3", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_AUX3, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vaux3_voltages), .volt_table = ldo_vaux3_voltages, }, .load_lp_uA = 5000, .update_bank = 0x04, .update_reg = 0x0a, .update_mask = 0x03, .update_val = 0x01, .update_val_idle = 0x03, .update_val_normal = 0x01, .voltage_bank = 0x04, .voltage_reg = 0x21, .voltage_mask = 0x07, }, [AB8505_LDO_AUX4] = { .desc = { .name = "LDO-AUX4", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_AUX4, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vauxn_voltages), .volt_table = ldo_vauxn_voltages, }, .load_lp_uA = 5000, /* values for Vaux4Regu register */ .update_bank = 0x04, .update_reg = 0x2e, .update_mask = 0x03, .update_val = 0x01, .update_val_idle = 0x03, .update_val_normal = 0x01, /* values for Vaux4SEL register */ .voltage_bank = 0x04, .voltage_reg = 0x2f, .voltage_mask = 0x0f, }, [AB8505_LDO_AUX5] = { .desc = { .name = "LDO-AUX5", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_AUX5, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vaux56_voltages), .volt_table = ldo_vaux56_voltages, }, .load_lp_uA = 2000, /* values for CtrlVaux5 register */ .update_bank = 0x01, .update_reg = 0x55, .update_mask = 0x18, .update_val = 0x10, .update_val_idle = 0x18, .update_val_normal = 0x10, .voltage_bank = 0x01, .voltage_reg = 0x55, .voltage_mask = 0x07, }, [AB8505_LDO_AUX6] = { .desc = { .name = "LDO-AUX6", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_AUX6, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vaux56_voltages), .volt_table = ldo_vaux56_voltages, }, .load_lp_uA = 2000, /* values for CtrlVaux6 register */ .update_bank = 0x01, .update_reg = 0x56, .update_mask = 0x18, .update_val = 0x10, .update_val_idle = 0x18, .update_val_normal = 0x10, .voltage_bank = 0x01, .voltage_reg = 0x56, .voltage_mask = 0x07, }, [AB8505_LDO_INTCORE] = { .desc = { .name = "LDO-INTCORE", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_INTCORE, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vintcore_voltages), .volt_table = ldo_vintcore_voltages, }, .load_lp_uA = 5000, .update_bank = 0x03, .update_reg = 0x80, .update_mask = 0x44, .update_val = 0x04, .update_val_idle = 0x44, .update_val_normal = 0x04, .voltage_bank = 0x03, .voltage_reg = 0x80, .voltage_mask = 0x38, }, /* * Fixed Voltage Regulators * name, fixed mV, * update bank, reg, mask, enable val */ [AB8505_LDO_ADC] = { .desc = { .name = "LDO-ADC", .ops = &ab8500_regulator_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_ADC, .owner = THIS_MODULE, .n_voltages = 1, .volt_table = fixed_2000000_voltage, .enable_time = 10000, }, .load_lp_uA = 1000, .update_bank = 0x03, .update_reg = 0x80, .update_mask = 0x82, .update_val = 0x02, .update_val_idle = 0x82, .update_val_normal = 0x02, }, [AB8505_LDO_USB] = { .desc = { .name = "LDO-USB", .ops = &ab8500_regulator_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_USB, .owner = THIS_MODULE, .n_voltages = 1, .volt_table = fixed_3300000_voltage, }, .update_bank = 0x03, .update_reg = 0x82, .update_mask = 0x03, .update_val = 0x01, .update_val_idle = 0x03, .update_val_normal = 0x01, }, [AB8505_LDO_AUDIO] = { .desc = { .name = "LDO-AUDIO", .ops = &ab8500_regulator_volt_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_AUDIO, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vaudio_voltages), .volt_table = ldo_vaudio_voltages, }, .update_bank = 0x03, .update_reg = 0x83, .update_mask = 0x02, .update_val = 0x02, .voltage_bank = 0x01, .voltage_reg = 0x57, .voltage_mask = 0x70, }, [AB8505_LDO_ANAMIC1] = { .desc = { .name = "LDO-ANAMIC1", .ops = &ab8500_regulator_anamic_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_ANAMIC1, .owner = THIS_MODULE, .n_voltages = 1, .volt_table = fixed_2050000_voltage, }, .shared_mode = &ldo_anamic1_shared, .update_bank = 0x03, .update_reg = 0x83, .update_mask = 0x08, .update_val = 0x08, .mode_bank = 0x01, .mode_reg = 0x54, .mode_mask = 0x04, .mode_val_idle = 0x04, .mode_val_normal = 0x00, }, [AB8505_LDO_ANAMIC2] = { .desc = { .name = "LDO-ANAMIC2", .ops = &ab8500_regulator_anamic_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_ANAMIC2, .owner = THIS_MODULE, .n_voltages = 1, .volt_table = fixed_2050000_voltage, }, .shared_mode = &ldo_anamic2_shared, .update_bank = 0x03, .update_reg = 0x83, .update_mask = 0x10, .update_val = 0x10, .mode_bank = 0x01, .mode_reg = 0x54, .mode_mask = 0x04, .mode_val_idle = 0x04, .mode_val_normal = 0x00, }, [AB8505_LDO_AUX8] = { .desc = { .name = "LDO-AUX8", .ops = &ab8500_regulator_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_AUX8, .owner = THIS_MODULE, .n_voltages = 1, .volt_table = fixed_1800000_voltage, }, .update_bank = 0x03, .update_reg = 0x83, .update_mask = 0x04, .update_val = 0x04, }, /* * Regulators with fixed voltage and normal/idle modes */ [AB8505_LDO_ANA] = { .desc = { .name = "LDO-ANA", .ops = &ab8500_regulator_volt_mode_ops, .type = REGULATOR_VOLTAGE, .id = AB8505_LDO_ANA, .owner = THIS_MODULE, .n_voltages = ARRAY_SIZE(ldo_vana_voltages), .volt_table = ldo_vana_voltages, }, .load_lp_uA = 1000, .update_bank = 0x04, .update_reg = 0x06, .update_mask = 0x0c, .update_val = 0x04, .update_val_idle = 0x0c, .update_val_normal = 0x04, .voltage_bank = 0x04, .voltage_reg = 0x29, .voltage_mask = 0x7, }, }; static struct ab8500_shared_mode ldo_anamic1_shared = { .shared_regulator = &ab8505_regulator_info[AB8505_LDO_ANAMIC2], }; static struct ab8500_shared_mode ldo_anamic2_shared = { .shared_regulator = &ab8505_regulator_info[AB8505_LDO_ANAMIC1], }; struct ab8500_reg_init { u8 bank; u8 addr; u8 mask; }; #define REG_INIT(_id, _bank, _addr, _mask) \ [_id] = { \ .bank = _bank, \ .addr = _addr, \ .mask = _mask, \ } /* AB8500 register init */ static struct ab8500_reg_init ab8500_reg_init[] = { /* * 0x30, VanaRequestCtrl * 0xc0, VextSupply1RequestCtrl */ REG_INIT(AB8500_REGUREQUESTCTRL2, 0x03, 0x04, 0xf0), /* * 0x03, VextSupply2RequestCtrl * 0x0c, VextSupply3RequestCtrl * 0x30, Vaux1RequestCtrl * 0xc0, Vaux2RequestCtrl */ REG_INIT(AB8500_REGUREQUESTCTRL3, 0x03, 0x05, 0xff), /* * 0x03, Vaux3RequestCtrl * 0x04, SwHPReq */ REG_INIT(AB8500_REGUREQUESTCTRL4, 0x03, 0x06, 0x07), /* * 0x08, VanaSysClkReq1HPValid * 0x20, Vaux1SysClkReq1HPValid * 0x40, Vaux2SysClkReq1HPValid * 0x80, Vaux3SysClkReq1HPValid */ REG_INIT(AB8500_REGUSYSCLKREQ1HPVALID1, 0x03, 0x07, 0xe8), /* * 0x10, VextSupply1SysClkReq1HPValid * 0x20, VextSupply2SysClkReq1HPValid * 0x40, VextSupply3SysClkReq1HPValid */ REG_INIT(AB8500_REGUSYSCLKREQ1HPVALID2, 0x03, 0x08, 0x70), /* * 0x08, VanaHwHPReq1Valid * 0x20, Vaux1HwHPReq1Valid * 0x40, Vaux2HwHPReq1Valid * 0x80, Vaux3HwHPReq1Valid */ REG_INIT(AB8500_REGUHWHPREQ1VALID1, 0x03, 0x09, 0xe8), /* * 0x01, VextSupply1HwHPReq1Valid * 0x02, VextSupply2HwHPReq1Valid * 0x04, VextSupply3HwHPReq1Valid */ REG_INIT(AB8500_REGUHWHPREQ1VALID2, 0x03, 0x0a, 0x07), /* * 0x08, VanaHwHPReq2Valid * 0x20, Vaux1HwHPReq2Valid * 0x40, Vaux2HwHPReq2Valid * 0x80, Vaux3HwHPReq2Valid */ REG_INIT(AB8500_REGUHWHPREQ2VALID1, 0x03, 0x0b, 0xe8), /* * 0x01, VextSupply1HwHPReq2Valid * 0x02, VextSupply2HwHPReq2Valid * 0x04, VextSupply3HwHPReq2Valid */ REG_INIT(AB8500_REGUHWHPREQ2VALID2, 0x03, 0x0c, 0x07), /* * 0x20, VanaSwHPReqValid * 0x80, Vaux1SwHPReqValid */ REG_INIT(AB8500_REGUSWHPREQVALID1, 0x03, 0x0d, 0xa0), /* * 0x01, Vaux2SwHPReqValid * 0x02, Vaux3SwHPReqValid * 0x04, VextSupply1SwHPReqValid * 0x08, VextSupply2SwHPReqValid * 0x10, VextSupply3SwHPReqValid */ REG_INIT(AB8500_REGUSWHPREQVALID2, 0x03, 0x0e, 0x1f), /* * 0x02, SysClkReq2Valid1 * 0x04, SysClkReq3Valid1 * 0x08, SysClkReq4Valid1 * 0x10, SysClkReq5Valid1 * 0x20, SysClkReq6Valid1 * 0x40, SysClkReq7Valid1 * 0x80, SysClkReq8Valid1 */ REG_INIT(AB8500_REGUSYSCLKREQVALID1, 0x03, 0x0f, 0xfe), /* * 0x02, SysClkReq2Valid2 * 0x04, SysClkReq3Valid2 * 0x08, SysClkReq4Valid2 * 0x10, SysClkReq5Valid2 * 0x20, SysClkReq6Valid2 * 0x40, SysClkReq7Valid2 * 0x80, SysClkReq8Valid2 */ REG_INIT(AB8500_REGUSYSCLKREQVALID2, 0x03, 0x10, 0xfe), /* * 0x02, VTVoutEna * 0x04, Vintcore12Ena * 0x38, Vintcore12Sel * 0x40, Vintcore12LP * 0x80, VTVoutLP */ REG_INIT(AB8500_REGUMISC1, 0x03, 0x80, 0xfe), /* * 0x02, VaudioEna * 0x04, VdmicEna * 0x08, Vamic1Ena * 0x10, Vamic2Ena */ REG_INIT(AB8500_VAUDIOSUPPLY, 0x03, 0x83, 0x1e), /* * 0x01, Vamic1_dzout * 0x02, Vamic2_dzout */ REG_INIT(AB8500_REGUCTRL1VAMIC, 0x03, 0x84, 0x03), /* * 0x03, VpllRegu (NOTE! PRCMU register bits) * 0x0c, VanaRegu */ REG_INIT(AB8500_VPLLVANAREGU, 0x04, 0x06, 0x0f), /* * 0x01, VrefDDREna * 0x02, VrefDDRSleepMode */ REG_INIT(AB8500_VREFDDR, 0x04, 0x07, 0x03), /* * 0x03, VextSupply1Regu * 0x0c, VextSupply2Regu * 0x30, VextSupply3Regu * 0x40, ExtSupply2Bypass * 0x80, ExtSupply3Bypass */ REG_INIT(AB8500_EXTSUPPLYREGU, 0x04, 0x08, 0xff), /* * 0x03, Vaux1Regu * 0x0c, Vaux2Regu */ REG_INIT(AB8500_VAUX12REGU, 0x04, 0x09, 0x0f), /* * 0x03, Vaux3Regu */ REG_INIT(AB8500_VRF1VAUX3REGU, 0x04, 0x0a, 0x03), /* * 0x0f, Vaux1Sel */ REG_INIT(AB8500_VAUX1SEL, 0x04, 0x1f, 0x0f), /* * 0x0f, Vaux2Sel */ REG_INIT(AB8500_VAUX2SEL, 0x04, 0x20, 0x0f), /* * 0x07, Vaux3Sel */ REG_INIT(AB8500_VRF1VAUX3SEL, 0x04, 0x21, 0x07), /* * 0x01, VextSupply12LP */ REG_INIT(AB8500_REGUCTRL2SPARE, 0x04, 0x22, 0x01), /* * 0x04, Vaux1Disch * 0x08, Vaux2Disch * 0x10, Vaux3Disch * 0x20, Vintcore12Disch * 0x40, VTVoutDisch * 0x80, VaudioDisch */ REG_INIT(AB8500_REGUCTRLDISCH, 0x04, 0x43, 0xfc), /* * 0x02, VanaDisch * 0x04, VdmicPullDownEna * 0x10, VdmicDisch */ REG_INIT(AB8500_REGUCTRLDISCH2, 0x04, 0x44, 0x16), }; /* AB8505 register init */ static struct ab8500_reg_init ab8505_reg_init[] = { /* * 0x03, VarmRequestCtrl * 0x0c, VsmpsCRequestCtrl * 0x30, VsmpsARequestCtrl * 0xc0, VsmpsBRequestCtrl */ REG_INIT(AB8505_REGUREQUESTCTRL1, 0x03, 0x03, 0xff), /* * 0x03, VsafeRequestCtrl * 0x0c, VpllRequestCtrl * 0x30, VanaRequestCtrl */ REG_INIT(AB8505_REGUREQUESTCTRL2, 0x03, 0x04, 0x3f), /* * 0x30, Vaux1RequestCtrl * 0xc0, Vaux2RequestCtrl */ REG_INIT(AB8505_REGUREQUESTCTRL3, 0x03, 0x05, 0xf0), /* * 0x03, Vaux3RequestCtrl * 0x04, SwHPReq */ REG_INIT(AB8505_REGUREQUESTCTRL4, 0x03, 0x06, 0x07), /* * 0x01, VsmpsASysClkReq1HPValid * 0x02, VsmpsBSysClkReq1HPValid * 0x04, VsafeSysClkReq1HPValid * 0x08, VanaSysClkReq1HPValid * 0x10, VpllSysClkReq1HPValid * 0x20, Vaux1SysClkReq1HPValid * 0x40, Vaux2SysClkReq1HPValid * 0x80, Vaux3SysClkReq1HPValid */ REG_INIT(AB8505_REGUSYSCLKREQ1HPVALID1, 0x03, 0x07, 0xff), /* * 0x01, VsmpsCSysClkReq1HPValid * 0x02, VarmSysClkReq1HPValid * 0x04, VbbSysClkReq1HPValid * 0x08, VsmpsMSysClkReq1HPValid */ REG_INIT(AB8505_REGUSYSCLKREQ1HPVALID2, 0x03, 0x08, 0x0f), /* * 0x01, VsmpsAHwHPReq1Valid * 0x02, VsmpsBHwHPReq1Valid * 0x04, VsafeHwHPReq1Valid * 0x08, VanaHwHPReq1Valid * 0x10, VpllHwHPReq1Valid * 0x20, Vaux1HwHPReq1Valid * 0x40, Vaux2HwHPReq1Valid * 0x80, Vaux3HwHPReq1Valid */ REG_INIT(AB8505_REGUHWHPREQ1VALID1, 0x03, 0x09, 0xff), /* * 0x08, VsmpsMHwHPReq1Valid */ REG_INIT(AB8505_REGUHWHPREQ1VALID2, 0x03, 0x0a, 0x08), /* * 0x01, VsmpsAHwHPReq2Valid * 0x02, VsmpsBHwHPReq2Valid * 0x04, VsafeHwHPReq2Valid * 0x08, VanaHwHPReq2Valid * 0x10, VpllHwHPReq2Valid * 0x20, Vaux1HwHPReq2Valid * 0x40, Vaux2HwHPReq2Valid * 0x80, Vaux3HwHPReq2Valid */ REG_INIT(AB8505_REGUHWHPREQ2VALID1, 0x03, 0x0b, 0xff), /* * 0x08, VsmpsMHwHPReq2Valid */ REG_INIT(AB8505_REGUHWHPREQ2VALID2, 0x03, 0x0c, 0x08), /* * 0x01, VsmpsCSwHPReqValid * 0x02, VarmSwHPReqValid * 0x04, VsmpsASwHPReqValid * 0x08, VsmpsBSwHPReqValid * 0x10, VsafeSwHPReqValid * 0x20, VanaSwHPReqValid * 0x40, VpllSwHPReqValid * 0x80, Vaux1SwHPReqValid */ REG_INIT(AB8505_REGUSWHPREQVALID1, 0x03, 0x0d, 0xff), /* * 0x01, Vaux2SwHPReqValid * 0x02, Vaux3SwHPReqValid * 0x20, VsmpsMSwHPReqValid */ REG_INIT(AB8505_REGUSWHPREQVALID2, 0x03, 0x0e, 0x23), /* * 0x02, SysClkReq2Valid1 * 0x04, SysClkReq3Valid1 * 0x08, SysClkReq4Valid1 */ REG_INIT(AB8505_REGUSYSCLKREQVALID1, 0x03, 0x0f, 0x0e), /* * 0x02, SysClkReq2Valid2 * 0x04, SysClkReq3Valid2 * 0x08, SysClkReq4Valid2 */ REG_INIT(AB8505_REGUSYSCLKREQVALID2, 0x03, 0x10, 0x0e), /* * 0x01, Vaux4SwHPReqValid * 0x02, Vaux4HwHPReq2Valid * 0x04, Vaux4HwHPReq1Valid * 0x08, Vaux4SysClkReq1HPValid */ REG_INIT(AB8505_REGUVAUX4REQVALID, 0x03, 0x11, 0x0f), /* * 0x02, VadcEna * 0x04, VintCore12Ena * 0x38, VintCore12Sel * 0x40, VintCore12LP * 0x80, VadcLP */ REG_INIT(AB8505_REGUMISC1, 0x03, 0x80, 0xfe), /* * 0x02, VaudioEna * 0x04, VdmicEna * 0x08, Vamic1Ena * 0x10, Vamic2Ena */ REG_INIT(AB8505_VAUDIOSUPPLY, 0x03, 0x83, 0x1e), /* * 0x01, Vamic1_dzout * 0x02, Vamic2_dzout */ REG_INIT(AB8505_REGUCTRL1VAMIC, 0x03, 0x84, 0x03), /* * 0x03, VsmpsARegu * 0x0c, VsmpsASelCtrl * 0x10, VsmpsAAutoMode * 0x20, VsmpsAPWMMode */ REG_INIT(AB8505_VSMPSAREGU, 0x04, 0x03, 0x3f), /* * 0x03, VsmpsBRegu * 0x0c, VsmpsBSelCtrl * 0x10, VsmpsBAutoMode * 0x20, VsmpsBPWMMode */ REG_INIT(AB8505_VSMPSBREGU, 0x04, 0x04, 0x3f), /* * 0x03, VsafeRegu * 0x0c, VsafeSelCtrl * 0x10, VsafeAutoMode * 0x20, VsafePWMMode */ REG_INIT(AB8505_VSAFEREGU, 0x04, 0x05, 0x3f), /* * 0x03, VpllRegu (NOTE! PRCMU register bits) * 0x0c, VanaRegu */ REG_INIT(AB8505_VPLLVANAREGU, 0x04, 0x06, 0x0f), /* * 0x03, VextSupply1Regu * 0x0c, VextSupply2Regu * 0x30, VextSupply3Regu * 0x40, ExtSupply2Bypass * 0x80, ExtSupply3Bypass */ REG_INIT(AB8505_EXTSUPPLYREGU, 0x04, 0x08, 0xff), /* * 0x03, Vaux1Regu * 0x0c, Vaux2Regu */ REG_INIT(AB8505_VAUX12REGU, 0x04, 0x09, 0x0f), /* * 0x0f, Vaux3Regu */ REG_INIT(AB8505_VRF1VAUX3REGU, 0x04, 0x0a, 0x0f), /* * 0x3f, VsmpsASel1 */ REG_INIT(AB8505_VSMPSASEL1, 0x04, 0x13, 0x3f), /* * 0x3f, VsmpsASel2 */ REG_INIT(AB8505_VSMPSASEL2, 0x04, 0x14, 0x3f), /* * 0x3f, VsmpsASel3 */ REG_INIT(AB8505_VSMPSASEL3, 0x04, 0x15, 0x3f), /* * 0x3f, VsmpsBSel1 */ REG_INIT(AB8505_VSMPSBSEL1, 0x04, 0x17, 0x3f), /* * 0x3f, VsmpsBSel2 */ REG_INIT(AB8505_VSMPSBSEL2, 0x04, 0x18, 0x3f), /* * 0x3f, VsmpsBSel3 */ REG_INIT(AB8505_VSMPSBSEL3, 0x04, 0x19, 0x3f), /* * 0x7f, VsafeSel1 */ REG_INIT(AB8505_VSAFESEL1, 0x04, 0x1b, 0x7f), /* * 0x3f, VsafeSel2 */ REG_INIT(AB8505_VSAFESEL2, 0x04, 0x1c, 0x7f), /* * 0x3f, VsafeSel3 */ REG_INIT(AB8505_VSAFESEL3, 0x04, 0x1d, 0x7f), /* * 0x0f, Vaux1Sel */ REG_INIT(AB8505_VAUX1SEL, 0x04, 0x1f, 0x0f), /* * 0x0f, Vaux2Sel */ REG_INIT(AB8505_VAUX2SEL, 0x04, 0x20, 0x0f), /* * 0x07, Vaux3Sel * 0x30, VRF1Sel */ REG_INIT(AB8505_VRF1VAUX3SEL, 0x04, 0x21, 0x37), /* * 0x03, Vaux4RequestCtrl */ REG_INIT(AB8505_VAUX4REQCTRL, 0x04, 0x2d, 0x03), /* * 0x03, Vaux4Regu */ REG_INIT(AB8505_VAUX4REGU, 0x04, 0x2e, 0x03), /* * 0x0f, Vaux4Sel */ REG_INIT(AB8505_VAUX4SEL, 0x04, 0x2f, 0x0f), /* * 0x04, Vaux1Disch * 0x08, Vaux2Disch * 0x10, Vaux3Disch * 0x20, Vintcore12Disch * 0x40, VTVoutDisch * 0x80, VaudioDisch */ REG_INIT(AB8505_REGUCTRLDISCH, 0x04, 0x43, 0xfc), /* * 0x02, VanaDisch * 0x04, VdmicPullDownEna * 0x10, VdmicDisch */ REG_INIT(AB8505_REGUCTRLDISCH2, 0x04, 0x44, 0x16), /* * 0x01, Vaux4Disch */ REG_INIT(AB8505_REGUCTRLDISCH3, 0x04, 0x48, 0x01), /* * 0x07, Vaux5Sel * 0x08, Vaux5LP * 0x10, Vaux5Ena * 0x20, Vaux5Disch * 0x40, Vaux5DisSfst * 0x80, Vaux5DisPulld */ REG_INIT(AB8505_CTRLVAUX5, 0x01, 0x55, 0xff), /* * 0x07, Vaux6Sel * 0x08, Vaux6LP * 0x10, Vaux6Ena * 0x80, Vaux6DisPulld */ REG_INIT(AB8505_CTRLVAUX6, 0x01, 0x56, 0x9f), }; static struct of_regulator_match ab8500_regulator_match[] = { { .name = "ab8500_ldo_aux1", .driver_data = (void *) AB8500_LDO_AUX1, }, { .name = "ab8500_ldo_aux2", .driver_data = (void *) AB8500_LDO_AUX2, }, { .name = "ab8500_ldo_aux3", .driver_data = (void *) AB8500_LDO_AUX3, }, { .name = "ab8500_ldo_intcore", .driver_data = (void *) AB8500_LDO_INTCORE, }, { .name = "ab8500_ldo_tvout", .driver_data = (void *) AB8500_LDO_TVOUT, }, { .name = "ab8500_ldo_audio", .driver_data = (void *) AB8500_LDO_AUDIO, }, { .name = "ab8500_ldo_anamic1", .driver_data = (void *) AB8500_LDO_ANAMIC1, }, { .name = "ab8500_ldo_anamic2", .driver_data = (void *) AB8500_LDO_ANAMIC2, }, { .name = "ab8500_ldo_dmic", .driver_data = (void *) AB8500_LDO_DMIC, }, { .name = "ab8500_ldo_ana", .driver_data = (void *) AB8500_LDO_ANA, }, }; static struct of_regulator_match ab8505_regulator_match[] = { { .name = "ab8500_ldo_aux1", .driver_data = (void *) AB8505_LDO_AUX1, }, { .name = "ab8500_ldo_aux2", .driver_data = (void *) AB8505_LDO_AUX2, }, { .name = "ab8500_ldo_aux3", .driver_data = (void *) AB8505_LDO_AUX3, }, { .name = "ab8500_ldo_aux4", .driver_data = (void *) AB8505_LDO_AUX4, }, { .name = "ab8500_ldo_aux5", .driver_data = (void *) AB8505_LDO_AUX5, }, { .name = "ab8500_ldo_aux6", .driver_data = (void *) AB8505_LDO_AUX6, }, { .name = "ab8500_ldo_intcore", .driver_data = (void *) AB8505_LDO_INTCORE, }, { .name = "ab8500_ldo_adc", .driver_data = (void *) AB8505_LDO_ADC, }, { .name = "ab8500_ldo_audio", .driver_data = (void *) AB8505_LDO_AUDIO, }, { .name = "ab8500_ldo_anamic1", .driver_data = (void *) AB8505_LDO_ANAMIC1, }, { .name = "ab8500_ldo_anamic2", .driver_data = (void *) AB8505_LDO_ANAMIC2, }, { .name = "ab8500_ldo_aux8", .driver_data = (void *) AB8505_LDO_AUX8, }, { .name = "ab8500_ldo_ana", .driver_data = (void *) AB8505_LDO_ANA, }, }; static struct { struct ab8500_regulator_info *info; int info_size; struct ab8500_reg_init *init; int init_size; struct of_regulator_match *match; int match_size; } abx500_regulator; static void abx500_get_regulator_info(struct ab8500 *ab8500) { if (is_ab8505(ab8500)) { abx500_regulator.info = ab8505_regulator_info; abx500_regulator.info_size = ARRAY_SIZE(ab8505_regulator_info); abx500_regulator.init = ab8505_reg_init; abx500_regulator.init_size = AB8505_NUM_REGULATOR_REGISTERS; abx500_regulator.match = ab8505_regulator_match; abx500_regulator.match_size = ARRAY_SIZE(ab8505_regulator_match); } else { abx500_regulator.info = ab8500_regulator_info; abx500_regulator.info_size = ARRAY_SIZE(ab8500_regulator_info); abx500_regulator.init = ab8500_reg_init; abx500_regulator.init_size = AB8500_NUM_REGULATOR_REGISTERS; abx500_regulator.match = ab8500_regulator_match; abx500_regulator.match_size = ARRAY_SIZE(ab8500_regulator_match); } } static int ab8500_regulator_register(struct platform_device *pdev, struct regulator_init_data *init_data, int id, struct device_node *np) { struct ab8500 *ab8500 = dev_get_drvdata(pdev->dev.parent); struct ab8500_regulator_info *info = NULL; struct regulator_config config = { }; /* assign per-regulator data */ info = &abx500_regulator.info[id]; info->dev = &pdev->dev; config.dev = &pdev->dev; config.init_data = init_data; config.driver_data = info; config.of_node = np; /* fix for hardware before ab8500v2.0 */ if (is_ab8500_1p1_or_earlier(ab8500)) { if (info->desc.id == AB8500_LDO_AUX3) { info->desc.n_voltages = ARRAY_SIZE(ldo_vauxn_voltages); info->desc.volt_table = ldo_vauxn_voltages; info->voltage_mask = 0xf; } } /* register regulator with framework */ info->regulator = devm_regulator_register(&pdev->dev, &info->desc, &config); if (IS_ERR(info->regulator)) { dev_err(&pdev->dev, "failed to register regulator %s\n", info->desc.name); return PTR_ERR(info->regulator); } return 0; } static int ab8500_regulator_probe(struct platform_device *pdev) { struct ab8500 *ab8500 = dev_get_drvdata(pdev->dev.parent); struct device_node *np = pdev->dev.of_node; struct of_regulator_match *match; int err, i; if (!ab8500) { dev_err(&pdev->dev, "null mfd parent\n"); return -EINVAL; } abx500_get_regulator_info(ab8500); err = of_regulator_match(&pdev->dev, np, abx500_regulator.match, abx500_regulator.match_size); if (err < 0) { dev_err(&pdev->dev, "Error parsing regulator init data: %d\n", err); return err; } match = abx500_regulator.match; for (i = 0; i < abx500_regulator.info_size; i++) { err = ab8500_regulator_register(pdev, match[i].init_data, i, match[i].of_node); if (err) return err; } return 0; } static struct platform_driver ab8500_regulator_driver = { .probe = ab8500_regulator_probe, .driver = { .name = "ab8500-regulator", }, }; static int __init ab8500_regulator_init(void) { int ret; ret = platform_driver_register(&ab8500_regulator_driver); if (ret != 0) pr_err("Failed to register ab8500 regulator: %d\n", ret); return ret; } subsys_initcall(ab8500_regulator_init); static void __exit ab8500_regulator_exit(void) { platform_driver_unregister(&ab8500_regulator_driver); } module_exit(ab8500_regulator_exit); MODULE_LICENSE("GPL v2"); MODULE_AUTHOR("Sundar Iyer <sundar.iyer@stericsson.com>"); MODULE_AUTHOR("Bengt Jonsson <bengt.g.jonsson@stericsson.com>"); MODULE_AUTHOR("Daniel Willerud <daniel.willerud@stericsson.com>"); MODULE_DESCRIPTION("Regulator Driver for ST-Ericsson AB8500 Mixed-Sig PMIC"); MODULE_ALIAS("platform:ab8500-regulator");
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1