| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Jerry Chuang | 3262 | 91.50% | 1 | 2.44% |
| Xenia Ragiadakou | 160 | 4.49% | 5 | 12.20% |
| John Whitmore | 73 | 2.05% | 16 | 39.02% |
| Anish Bhatt | 31 | 0.87% | 1 | 2.44% |
| Derek Robson | 16 | 0.45% | 3 | 7.32% |
| Colin Ian King | 5 | 0.14% | 2 | 4.88% |
| Salah Triki | 4 | 0.11% | 4 | 9.76% |
| Randy Dunlap | 3 | 0.08% | 1 | 2.44% |
| Arnd Bergmann | 2 | 0.06% | 1 | 2.44% |
| simran singhal | 2 | 0.06% | 1 | 2.44% |
| Binoy Jayan | 2 | 0.06% | 1 | 2.44% |
| Raphaël Beamonte | 1 | 0.03% | 1 | 2.44% |
| Andrea Merello | 1 | 0.03% | 1 | 2.44% |
| Dave Jones | 1 | 0.03% | 1 | 2.44% |
| Kimberly Brown | 1 | 0.03% | 1 | 2.44% |
| Justin P. Mattock | 1 | 0.03% | 1 | 2.44% |
| Total | 3565 | 41 |
/* SPDX-License-Identifier: GPL-2.0 */ /* * This is part of rtl8187 OpenSource driver. * Copyright (C) Andrea Merello 2004-2005 <andrea.merello@gmail.com> * Released under the terms of GPL (General Public Licence) * * Parts of this driver are based on the GPL part of the * official realtek driver * * Parts of this driver are based on the rtl8192 driver skeleton * from Patric Schenke & Andres Salomon * * Parts of this driver are based on the Intel Pro Wireless 2100 GPL driver * * We want to thank the Authors of those projects and the Ndiswrapper * project Authors. */ #ifndef R8192U_H #define R8192U_H #include <linux/compiler.h> #include <linux/module.h> #include <linux/kernel.h> #include <linux/ioport.h> #include <linux/sched.h> #include <linux/types.h> #include <linux/slab.h> #include <linux/netdevice.h> #include <linux/usb.h> #include <linux/etherdevice.h> #include <linux/delay.h> #include <linux/rtnetlink.h> #include <linux/wireless.h> #include <linux/timer.h> #include <linux/proc_fs.h> #include <linux/if_arp.h> #include <linux/random.h> #include <linux/io.h> #include "ieee80211/ieee80211.h" #define RTL8192U #define RTL819XU_MODULE_NAME "rtl819xU" /* HW security */ #define MAX_KEY_LEN 61 #define KEY_BUF_SIZE 5 #define RX_SMOOTH_FACTOR 20 #define DMESG(x, a...) #define DMESGW(x, a...) #define DMESGE(x, a...) extern u32 rt_global_debug_component; #define RT_TRACE(component, x, args...) \ do { \ if (rt_global_debug_component & (component)) \ pr_debug("RTL8192U: " x "\n", ##args); \ } while (0) #define COMP_TRACE BIT(0) /* Function call tracing. */ #define COMP_DBG BIT(1) #define COMP_INIT BIT(2) /* Driver initialization/halt/reset. */ #define COMP_RECV BIT(3) /* Receive data path. */ #define COMP_SEND BIT(4) /* Send data path. */ #define COMP_IO BIT(5) /* 802.11 Power Save mode or System/Device Power state. */ #define COMP_POWER BIT(6) /* 802.11 link related: join/start BSS, leave BSS. */ #define COMP_EPROM BIT(7) #define COMP_SWBW BIT(8) /* Bandwidth switch. */ #define COMP_POWER_TRACKING BIT(9) /* 8190 TX Power Tracking */ #define COMP_TURBO BIT(10) /* Turbo Mode */ #define COMP_QOS BIT(11) #define COMP_RATE BIT(12) /* Rate Adaptive mechanism */ #define COMP_RM BIT(13) /* Radio Measurement */ #define COMP_DIG BIT(14) #define COMP_PHY BIT(15) #define COMP_CH BIT(16) /* Channel setting debug */ #define COMP_TXAGC BIT(17) /* Tx power */ #define COMP_HIPWR BIT(18) /* High Power Mechanism */ #define COMP_HALDM BIT(19) /* HW Dynamic Mechanism */ #define COMP_SEC BIT(20) /* Event handling */ #define COMP_LED BIT(21) #define COMP_RF BIT(22) #define COMP_RXDESC BIT(23) /* Rx desc information for SD3 debug */ /* 11n or 8190 specific code */ #define COMP_FIRMWARE BIT(24) /* Firmware downloading */ #define COMP_HT BIT(25) /* 802.11n HT related information */ #define COMP_AMSDU BIT(26) /* A-MSDU Debugging */ #define COMP_SCAN BIT(27) #define COMP_DOWN BIT(29) /* rm driver module */ #define COMP_RESET BIT(30) /* Silent reset */ #define COMP_ERR BIT(31) /* Error out, always on */ #define RTL819x_DEBUG #ifdef RTL819x_DEBUG #define RTL8192U_ASSERT(expr) \ do { \ if (!(expr)) { \ pr_debug("Assertion failed! %s, %s, %s, line = %d\n", \ #expr, __FILE__, __func__, __LINE__); \ } \ } while (0) /* * Debug out data buf. * If you want to print DATA buffer related BA, * please set ieee80211_debug_level to DATA|BA */ #define RT_DEBUG_DATA(level, data, datalen) \ do { \ if ((rt_global_debug_component & (level)) == (level)) { \ int i; \ u8 *pdata = (u8 *)data; \ pr_debug("RTL8192U: %s()\n", __func__); \ for (i = 0; i < (int)(datalen); i++) { \ printk("%2x ", pdata[i]); \ if ((i+1)%16 == 0) \ printk("\n"); \ } \ printk("\n"); \ } \ } while (0) #else #define RTL8192U_ASSERT(expr) do {} while (0) #define RT_DEBUG_DATA(level, data, datalen) do {} while (0) #endif /* RTL8169_DEBUG */ /* Queue Select Value in TxDesc */ #define QSLT_BK 0x1 #define QSLT_BE 0x0 #define QSLT_VI 0x4 #define QSLT_VO 0x6 #define QSLT_BEACON 0x10 #define QSLT_HIGH 0x11 #define QSLT_MGNT 0x12 #define QSLT_CMD 0x13 #define DESC90_RATE1M 0x00 #define DESC90_RATE2M 0x01 #define DESC90_RATE5_5M 0x02 #define DESC90_RATE11M 0x03 #define DESC90_RATE6M 0x04 #define DESC90_RATE9M 0x05 #define DESC90_RATE12M 0x06 #define DESC90_RATE18M 0x07 #define DESC90_RATE24M 0x08 #define DESC90_RATE36M 0x09 #define DESC90_RATE48M 0x0a #define DESC90_RATE54M 0x0b #define DESC90_RATEMCS0 0x00 #define DESC90_RATEMCS1 0x01 #define DESC90_RATEMCS2 0x02 #define DESC90_RATEMCS3 0x03 #define DESC90_RATEMCS4 0x04 #define DESC90_RATEMCS5 0x05 #define DESC90_RATEMCS6 0x06 #define DESC90_RATEMCS7 0x07 #define DESC90_RATEMCS8 0x08 #define DESC90_RATEMCS9 0x09 #define DESC90_RATEMCS10 0x0a #define DESC90_RATEMCS11 0x0b #define DESC90_RATEMCS12 0x0c #define DESC90_RATEMCS13 0x0d #define DESC90_RATEMCS14 0x0e #define DESC90_RATEMCS15 0x0f #define DESC90_RATEMCS32 0x20 #define RTL819X_DEFAULT_RF_TYPE RF_1T2R #define IEEE80211_WATCH_DOG_TIME 2000 #define PHY_Beacon_RSSI_SLID_WIN_MAX 10 /* For Tx Power Tracking */ #define OFDM_Table_Length 19 #define CCK_Table_length 12 /* For rtl819x */ struct tx_desc_819x_usb { /* DWORD 0 */ u16 PktSize; u8 Offset; u8 Reserved0:3; u8 CmdInit:1; u8 LastSeg:1; u8 FirstSeg:1; u8 LINIP:1; u8 OWN:1; /* DWORD 1 */ u8 TxFWInfoSize; u8 RATid:3; u8 DISFB:1; u8 USERATE:1; u8 MOREFRAG:1; u8 NoEnc:1; u8 PIFS:1; u8 QueueSelect:5; u8 NoACM:1; u8 Reserved1:2; u8 SecCAMID:5; u8 SecDescAssign:1; u8 SecType:2; /* DWORD 2 */ u16 TxBufferSize; u8 ResvForPaddingLen:7; u8 Reserved3:1; u8 Reserved4; /* DWORD 3, 4, 5 */ u32 Reserved5; u32 Reserved6; u32 Reserved7; }; struct tx_desc_cmd_819x_usb { /* DWORD 0 */ u16 Reserved0; u8 Reserved1; u8 Reserved2:3; u8 CmdInit:1; u8 LastSeg:1; u8 FirstSeg:1; u8 LINIP:1; u8 OWN:1; /* DOWRD 1 */ u8 TxFWInfoSize; u8 Reserved3; u8 QueueSelect; u8 Reserved4; /* DOWRD 2 */ u16 TxBufferSize; u16 Reserved5; /* DWORD 3, 4, 5 */ u32 Reserved6; u32 Reserved7; u32 Reserved8; }; struct tx_fwinfo_819x_usb { /* DOWRD 0 */ u8 TxRate:7; u8 CtsEnable:1; u8 RtsRate:7; u8 RtsEnable:1; u8 TxHT:1; u8 Short:1; /* Error out, always on */ u8 TxBandwidth:1; /* Used for HT MCS rate only */ u8 TxSubCarrier:2; /* Used for legacy OFDM rate only */ u8 STBC:2; u8 AllowAggregation:1; /* Interpret RtsRate field as high throughput data rate */ u8 RtsHT:1; u8 RtsShort:1; /* Short PLCP for CCK or short GI for 11n MCS */ u8 RtsBandwidth:1; /* Used for HT MCS rate only */ u8 RtsSubcarrier:2;/* Used for legacy OFDM rate only */ u8 RtsSTBC:2; /* Enable firmware to recalculate and assign packet duration */ u8 EnableCPUDur:1; /* DWORD 1 */ u32 RxMF:2; u32 RxAMD:3; /* 1 indicate Tx info gathered by firmware and returned by Rx Cmd */ u32 TxPerPktInfoFeedback:1; u32 Reserved1:2; u32 TxAGCOffSet:4; u32 TxAGCSign:1; u32 Tx_INFO_RSVD:6; u32 PacketID:13; }; struct rtl8192_rx_info { struct urb *urb; struct net_device *dev; u8 out_pipe; }; struct rx_desc_819x_usb { /* DOWRD 0 */ u16 Length:14; u16 CRC32:1; u16 ICV:1; u8 RxDrvInfoSize; u8 Shift:2; u8 PHYStatus:1; u8 SWDec:1; u8 Reserved1:4; /* DWORD 1 */ u32 Reserved2; }; struct rx_drvinfo_819x_usb { /* DWORD 0 */ u16 Reserved1:12; u16 PartAggr:1; u16 FirstAGGR:1; u16 Reserved2:2; u8 RxRate:7; u8 RxHT:1; u8 BW:1; u8 SPLCP:1; u8 Reserved3:2; u8 PAM:1; u8 Mcast:1; u8 Bcast:1; u8 Reserved4:1; /* DWORD 1 */ u32 TSFL; }; /* Support till 64 bit bus width OS */ #define MAX_DEV_ADDR_SIZE 8 /* For RTL8190 */ #define MAX_FIRMWARE_INFORMATION_SIZE 32 #define MAX_802_11_HEADER_LENGTH (40 + MAX_FIRMWARE_INFORMATION_SIZE) #define ENCRYPTION_MAX_OVERHEAD 128 #define USB_HWDESC_HEADER_LEN sizeof(struct tx_desc_819x_usb) #define TX_PACKET_SHIFT_BYTES (USB_HWDESC_HEADER_LEN + sizeof(struct tx_fwinfo_819x_usb)) #define MAX_FRAGMENT_COUNT 8 #ifdef USB_TX_DRIVER_AGGREGATION_ENABLE #define MAX_TRANSMIT_BUFFER_SIZE 32000 #else #define MAX_TRANSMIT_BUFFER_SIZE 8000 #endif /* Octets for crc32 (FCS, ICV) */ #define scrclng 4 enum rf_op_type { RF_OP_By_SW_3wire = 0, RF_OP_By_FW, RF_OP_MAX }; /* 8190 Loopback Mode definition */ typedef enum _rtl819xUsb_loopback { RTL819xU_NO_LOOPBACK = 0, RTL819xU_MAC_LOOPBACK = 1, RTL819xU_DMA_LOOPBACK = 2, RTL819xU_CCK_LOOPBACK = 3, } rtl819xUsb_loopback_e; /* due to rtl8192 firmware */ typedef enum _desc_packet_type_e { DESC_PACKET_TYPE_INIT = 0, DESC_PACKET_TYPE_NORMAL = 1, } desc_packet_type_e; typedef enum _firmware_status { FW_STATUS_0_INIT = 0, FW_STATUS_1_MOVE_BOOT_CODE = 1, FW_STATUS_2_MOVE_MAIN_CODE = 2, FW_STATUS_3_TURNON_CPU = 3, FW_STATUS_4_MOVE_DATA_CODE = 4, FW_STATUS_5_READY = 5, } firmware_status_e; typedef struct _fw_seg_container { u16 seg_size; u8 *seg_ptr; } fw_seg_container, *pfw_seg_container; typedef struct _rt_firmware { firmware_status_e firmware_status; u16 cmdpacket_frag_threshold; #define RTL8190_MAX_FIRMWARE_CODE_SIZE 64000 u8 firmware_buf[RTL8190_MAX_FIRMWARE_CODE_SIZE]; u16 firmware_buf_size; } rt_firmware, *prt_firmware; /* Add this to 9100 bytes to receive A-MSDU from RT-AP */ #define MAX_RECEIVE_BUFFER_SIZE 9100 typedef struct _rt_firmware_info_819xUsb { u8 sz_info[16]; } rt_firmware_info_819xUsb, *prt_firmware_info_819xUsb; /* Firmware Queue Layout */ #define NUM_OF_FIRMWARE_QUEUE 10 #define NUM_OF_PAGES_IN_FW 0x100 #ifdef USE_ONE_PIPE #define NUM_OF_PAGE_IN_FW_QUEUE_BE 0x000 #define NUM_OF_PAGE_IN_FW_QUEUE_BK 0x000 #define NUM_OF_PAGE_IN_FW_QUEUE_VI 0x0ff #define NUM_OF_PAGE_IN_FW_QUEUE_VO 0x000 #define NUM_OF_PAGE_IN_FW_QUEUE_HCCA 0 #define NUM_OF_PAGE_IN_FW_QUEUE_CMD 0x0 #define NUM_OF_PAGE_IN_FW_QUEUE_MGNT 0x00 #define NUM_OF_PAGE_IN_FW_QUEUE_HIGH 0 #define NUM_OF_PAGE_IN_FW_QUEUE_BCN 0x0 #define NUM_OF_PAGE_IN_FW_QUEUE_PUB 0x00 #else #define NUM_OF_PAGE_IN_FW_QUEUE_BE 0x020 #define NUM_OF_PAGE_IN_FW_QUEUE_BK 0x020 #define NUM_OF_PAGE_IN_FW_QUEUE_VI 0x040 #define NUM_OF_PAGE_IN_FW_QUEUE_VO 0x040 #define NUM_OF_PAGE_IN_FW_QUEUE_HCCA 0 #define NUM_OF_PAGE_IN_FW_QUEUE_CMD 0x4 #define NUM_OF_PAGE_IN_FW_QUEUE_MGNT 0x20 #define NUM_OF_PAGE_IN_FW_QUEUE_HIGH 0 #define NUM_OF_PAGE_IN_FW_QUEUE_BCN 0x4 #define NUM_OF_PAGE_IN_FW_QUEUE_PUB 0x18 #endif #define APPLIED_RESERVED_QUEUE_IN_FW 0x80000000 #define RSVD_FW_QUEUE_PAGE_BK_SHIFT 0x00 #define RSVD_FW_QUEUE_PAGE_BE_SHIFT 0x08 #define RSVD_FW_QUEUE_PAGE_VI_SHIFT 0x10 #define RSVD_FW_QUEUE_PAGE_VO_SHIFT 0x18 #define RSVD_FW_QUEUE_PAGE_MGNT_SHIFT 0x10 #define RSVD_FW_QUEUE_PAGE_CMD_SHIFT 0x08 #define RSVD_FW_QUEUE_PAGE_BCN_SHIFT 0x00 #define RSVD_FW_QUEUE_PAGE_PUB_SHIFT 0x08 /* * ================================================================= * ================================================================= */ #define EPROM_93c46 0 #define EPROM_93c56 1 #define DEFAULT_FRAG_THRESHOLD 2342U #define MIN_FRAG_THRESHOLD 256U #define DEFAULT_BEACONINTERVAL 0x64U #define DEFAULT_BEACON_ESSID "Rtl819xU" #define DEFAULT_SSID "" #define DEFAULT_RETRY_RTS 7 #define DEFAULT_RETRY_DATA 7 #define PRISM_HDR_SIZE 64 #define PHY_RSSI_SLID_WIN_MAX 100 typedef enum _WIRELESS_MODE { WIRELESS_MODE_UNKNOWN = 0x00, WIRELESS_MODE_A = 0x01, WIRELESS_MODE_B = 0x02, WIRELESS_MODE_G = 0x04, WIRELESS_MODE_AUTO = 0x08, WIRELESS_MODE_N_24G = 0x10, WIRELESS_MODE_N_5G = 0x20 } WIRELESS_MODE; #define RTL_IOCTL_WPA_SUPPLICANT (SIOCIWFIRSTPRIV + 30) typedef struct buffer { struct buffer *next; u32 *buf; } buffer; typedef struct rtl_reg_debug { unsigned int cmd; struct { unsigned char type; unsigned char addr; unsigned char page; unsigned char length; } head; unsigned char buf[0xff]; } rtl_reg_debug; typedef struct _rt_9x_tx_rate_history { u32 cck[4]; u32 ofdm[8]; u32 ht_mcs[4][16]; } rt_tx_rahis_t, *prt_tx_rahis_t; typedef struct _RT_SMOOTH_DATA_4RF { s8 elements[4][100]; /* array to store values */ u32 index; /* index to current array to store */ u32 TotalNum; /* num of valid elements */ u32 TotalVal[4]; /* sum of valid elements */ } RT_SMOOTH_DATA_4RF, *PRT_SMOOTH_DATA_4RF; /* This maybe changed for D-cut larger aggregation size */ #define MAX_8192U_RX_SIZE 8192 /* Stats seems messed up, clean it ASAP */ typedef struct Stats { unsigned long txrdu; unsigned long rxok; unsigned long rxframgment; unsigned long rxurberr; unsigned long rxstaterr; /* 0: Total, 1: OK, 2: CRC, 3: ICV */ unsigned long received_rate_histogram[4][32]; /* 0: Long preamble/GI, 1: Short preamble/GI */ unsigned long received_preamble_GI[2][32]; /* level: (<4K), (4K~8K), (8K~16K), (16K~32K), (32K~64K) */ unsigned long rx_AMPDUsize_histogram[5]; /* level: (<5), (5~10), (10~20), (20~40), (>40) */ unsigned long rx_AMPDUnum_histogram[5]; unsigned long numpacket_matchbssid; unsigned long numpacket_toself; unsigned long num_process_phyinfo; unsigned long numqry_phystatus; unsigned long numqry_phystatusCCK; unsigned long numqry_phystatusHT; /* 0: 20M, 1: funn40M, 2: upper20M, 3: lower20M, 4: duplicate */ unsigned long received_bwtype[5]; unsigned long txnperr; unsigned long txnpdrop; unsigned long txresumed; unsigned long txnpokint; unsigned long txoverflow; unsigned long txlpokint; unsigned long txlpdrop; unsigned long txlperr; unsigned long txbeokint; unsigned long txbedrop; unsigned long txbeerr; unsigned long txbkokint; unsigned long txbkdrop; unsigned long txbkerr; unsigned long txviokint; unsigned long txvidrop; unsigned long txvierr; unsigned long txvookint; unsigned long txvodrop; unsigned long txvoerr; unsigned long txbeaconokint; unsigned long txbeacondrop; unsigned long txbeaconerr; unsigned long txmanageokint; unsigned long txmanagedrop; unsigned long txmanageerr; unsigned long txdatapkt; unsigned long txfeedback; unsigned long txfeedbackok; unsigned long txoktotal; unsigned long txokbytestotal; unsigned long txokinperiod; unsigned long txmulticast; unsigned long txbytesmulticast; unsigned long txbroadcast; unsigned long txbytesbroadcast; unsigned long txunicast; unsigned long txbytesunicast; unsigned long rxoktotal; unsigned long rxbytesunicast; unsigned long txfeedbackfail; unsigned long txerrtotal; unsigned long txerrbytestotal; unsigned long txerrmulticast; unsigned long txerrbroadcast; unsigned long txerrunicast; unsigned long txretrycount; unsigned long txfeedbackretry; u8 last_packet_rate; unsigned long slide_signal_strength[100]; unsigned long slide_evm[100]; /* For recording sliding window's RSSI value */ unsigned long slide_rssi_total; /* For recording sliding window's EVM value */ unsigned long slide_evm_total; /* Transformed in dbm. Beautified signal strength for UI, not correct */ long signal_strength; long signal_quality; long last_signal_strength_inpercent; /* Correct smoothed ss in dbm, only used in driver * to report real power now */ long recv_signal_power; u8 rx_rssi_percentage[4]; u8 rx_evm_percentage[2]; long rxSNRdB[4]; rt_tx_rahis_t txrate; /* For beacon RSSI */ u32 Slide_Beacon_pwdb[100]; u32 Slide_Beacon_Total; RT_SMOOTH_DATA_4RF cck_adc_pwdb; u32 CurrentShowTxate; } Stats; /* Bandwidth Offset */ #define HAL_PRIME_CHNL_OFFSET_DONT_CARE 0 #define HAL_PRIME_CHNL_OFFSET_LOWER 1 #define HAL_PRIME_CHNL_OFFSET_UPPER 2 typedef struct ChnlAccessSetting { u16 SIFS_Timer; u16 DIFS_Timer; u16 SlotTimeTimer; u16 EIFS_Timer; u16 CWminIndex; u16 CWmaxIndex; } *PCHANNEL_ACCESS_SETTING, CHANNEL_ACCESS_SETTING; typedef struct _BB_REGISTER_DEFINITION { /* set software control: 0x870~0x877 [8 bytes] */ u32 rfintfs; /* readback data: 0x8e0~0x8e7 [8 bytes] */ u32 rfintfi; /* output data: 0x860~0x86f [16 bytes] */ u32 rfintfo; /* output enable: 0x860~0x86f [16 bytes] */ u32 rfintfe; /* LSSI data: 0x840~0x84f [16 bytes] */ u32 rf3wireOffset; /* BB Band Select: 0x878~0x87f [8 bytes] */ u32 rfLSSI_Select; /* Tx gain stage: 0x80c~0x80f [4 bytes] */ u32 rfTxGainStage; /* wire parameter control1: 0x820~0x823, 0x828~0x82b, * 0x830~0x833, 0x838~0x83b [16 bytes] */ u32 rfHSSIPara1; /* wire parameter control2: 0x824~0x827, 0x82c~0x82f, * 0x834~0x837, 0x83c~0x83f [16 bytes] */ u32 rfHSSIPara2; /* Tx Rx antenna control: 0x858~0x85f [16 bytes] */ u32 rfSwitchControl; /* AGC parameter control1: 0xc50~0xc53, 0xc58~0xc5b, * 0xc60~0xc63, 0xc68~0xc6b [16 bytes] */ u32 rfAGCControl1; /* AGC parameter control2: 0xc54~0xc57, 0xc5c~0xc5f, * 0xc64~0xc67, 0xc6c~0xc6f [16 bytes] */ u32 rfAGCControl2; /* OFDM Rx IQ imbalance matrix: 0xc14~0xc17, 0xc1c~0xc1f, * 0xc24~0xc27, 0xc2c~0xc2f [16 bytes] */ u32 rfRxIQImbalance; /* Rx IQ DC offset and Rx digital filter, Rx DC notch filter: * 0xc10~0xc13, 0xc18~0xc1b, * 0xc20~0xc23, 0xc28~0xc2b [16 bytes] */ u32 rfRxAFE; /* OFDM Tx IQ imbalance matrix: 0xc80~0xc83, 0xc88~0xc8b, * 0xc90~0xc93, 0xc98~0xc9b [16 bytes] */ u32 rfTxIQImbalance; /* Tx IQ DC Offset and Tx DFIR type: * 0xc84~0xc87, 0xc8c~0xc8f, * 0xc94~0xc97, 0xc9c~0xc9f [16 bytes] */ u32 rfTxAFE; /* LSSI RF readback data: 0x8a0~0x8af [16 bytes] */ u32 rfLSSIReadBack; } BB_REGISTER_DEFINITION_T, *PBB_REGISTER_DEFINITION_T; typedef enum _RT_RF_TYPE_819xU { RF_TYPE_MIN = 0, RF_8225, RF_8256, RF_8258, RF_PSEUDO_11N = 4, } RT_RF_TYPE_819xU, *PRT_RF_TYPE_819xU; /* 2007/10/08 MH Define RATR state. */ enum dynamic_ratr_state { DM_RATR_STA_HIGH = 0, DM_RATR_STA_MIDDLE = 1, DM_RATR_STA_LOW = 2, DM_RATR_STA_MAX }; typedef struct _rate_adaptive { u8 rate_adaptive_disabled; enum dynamic_ratr_state ratr_state; u16 reserve; u32 high_rssi_thresh_for_ra; u32 high2low_rssi_thresh_for_ra; u8 low2high_rssi_thresh_for_ra40M; u32 low_rssi_thresh_for_ra40M; u8 low2high_rssi_thresh_for_ra20M; u32 low_rssi_thresh_for_ra20M; u32 upper_rssi_threshold_ratr; u32 middle_rssi_threshold_ratr; u32 low_rssi_threshold_ratr; u32 low_rssi_threshold_ratr_40M; u32 low_rssi_threshold_ratr_20M; u8 ping_rssi_enable; u32 ping_rssi_ratr; u32 ping_rssi_thresh_for_ra; u32 last_ratr; } rate_adaptive, *prate_adaptive; #define TxBBGainTableLength 37 #define CCKTxBBGainTableLength 23 typedef struct _txbbgain_struct { long txbb_iq_amplifygain; u32 txbbgain_value; } txbbgain_struct, *ptxbbgain_struct; typedef struct _ccktxbbgain_struct { /* The value is from a22 to a29, one byte one time is much safer */ u8 ccktxbb_valuearray[8]; } ccktxbbgain_struct, *pccktxbbgain_struct; typedef struct _init_gain { u8 xaagccore1; u8 xbagccore1; u8 xcagccore1; u8 xdagccore1; u8 cca; } init_gain, *pinit_gain; typedef struct _phy_ofdm_rx_status_report_819xusb { u8 trsw_gain_X[4]; u8 pwdb_all; u8 cfosho_X[4]; u8 cfotail_X[4]; u8 rxevm_X[2]; u8 rxsnr_X[4]; u8 pdsnr_X[2]; u8 csi_current_X[2]; u8 csi_target_X[2]; u8 sigevm; u8 max_ex_pwr; u8 sgi_en; u8 rxsc_sgien_exflg; } phy_sts_ofdm_819xusb_t; typedef struct _phy_cck_rx_status_report_819xusb { /* For CCK rate descriptor. This is an unsigned 8:1 variable. * LSB bit presend 0.5. And MSB 7 bts presend a signed value. * Range from -64~+63.5. */ u8 adc_pwdb_X[4]; u8 sq_rpt; u8 cck_agc_rpt; } phy_sts_cck_819xusb_t; struct phy_ofdm_rx_status_rxsc_sgien_exintfflag { u8 reserved:4; u8 rxsc:2; u8 sgi_en:1; u8 ex_intf_flag:1; }; typedef enum _RT_CUSTOMER_ID { RT_CID_DEFAULT = 0, RT_CID_8187_ALPHA0 = 1, RT_CID_8187_SERCOMM_PS = 2, RT_CID_8187_HW_LED = 3, RT_CID_8187_NETGEAR = 4, RT_CID_WHQL = 5, RT_CID_819x_CAMEO = 6, RT_CID_819x_RUNTOP = 7, RT_CID_819x_Senao = 8, RT_CID_TOSHIBA = 9, RT_CID_819x_Netcore = 10, RT_CID_Nettronix = 11, RT_CID_DLINK = 12, RT_CID_PRONET = 13, } RT_CUSTOMER_ID, *PRT_CUSTOMER_ID; /* * ========================================================================== * LED customization. * ========================================================================== */ typedef enum _LED_STRATEGY_8190 { SW_LED_MODE0, /* SW control 1 LED via GPIO0. It is default option. */ SW_LED_MODE1, /* SW control for PCI Express */ SW_LED_MODE2, /* SW control for Cameo. */ SW_LED_MODE3, /* SW control for RunTop. */ SW_LED_MODE4, /* SW control for Netcore. */ /* HW control 2 LEDs, LED0 and LED1 (4 different control modes) */ HW_LED, } LED_STRATEGY_8190, *PLED_STRATEGY_8190; typedef enum _RESET_TYPE { RESET_TYPE_NORESET = 0x00, RESET_TYPE_NORMAL = 0x01, RESET_TYPE_SILENT = 0x02 } RESET_TYPE; /* The simple tx command OP code. */ typedef enum _tag_TxCmd_Config_Index { TXCMD_TXRA_HISTORY_CTRL = 0xFF900000, TXCMD_RESET_TX_PKT_BUFF = 0xFF900001, TXCMD_RESET_RX_PKT_BUFF = 0xFF900002, TXCMD_SET_TX_DURATION = 0xFF900003, TXCMD_SET_RX_RSSI = 0xFF900004, TXCMD_SET_TX_PWR_TRACKING = 0xFF900005, TXCMD_XXXX_CTRL, } DCMD_TXCMD_OP; enum version_819xu { VERSION_819XU_A, // A-cut VERSION_819XU_B, // B-cut VERSION_819XU_C,// C-cut }; //added for different RF type enum rt_rf_type { RF_1T2R = 0, RF_2T4R, }; typedef struct r8192_priv { struct usb_device *udev; /* For maintain info from eeprom */ short epromtype; u16 eeprom_vid; u16 eeprom_pid; u8 eeprom_CustomerID; u8 eeprom_ChannelPlan; RT_CUSTOMER_ID CustomerID; LED_STRATEGY_8190 LedStrategy; u8 txqueue_to_outpipemap[9]; int irq; struct ieee80211_device *ieee80211; /* O: rtl8192, 1: rtl8185 V B/C, 2: rtl8185 V D */ short card_8192; /* If TCR reports card V B/C, this discriminates */ enum version_819xu card_8192_version; short enable_gpio0; enum card_type { PCI, MINIPCI, CARDBUS, USB } card_type; short hw_plcp_len; short plcp_preamble_mode; spinlock_t irq_lock; spinlock_t tx_lock; struct mutex mutex; u16 irq_mask; short chan; short sens; short max_sens; short up; /* If 1, allow bad crc frame, reception in monitor mode */ short crcmon; struct mutex wx_mutex; enum rt_rf_type rf_type; /* 0: 1T2R, 1: 2T4R */ RT_RF_TYPE_819xU rf_chip; short (*rf_set_sens)(struct net_device *dev, short sens); u8 (*rf_set_chan)(struct net_device *dev, u8 ch); void (*rf_close)(struct net_device *dev); void (*rf_init)(struct net_device *dev); short promisc; /* Stats */ struct Stats stats; struct iw_statistics wstats; /* RX stuff */ struct urb **rx_urb; struct urb **rx_cmd_urb; #ifdef THOMAS_BEACON u32 *oldaddr; #endif #ifdef THOMAS_TASKLET atomic_t irt_counter; /* count for irq_rx_tasklet */ #endif #ifdef JACKSON_NEW_RX struct sk_buff **pp_rxskb; int rx_inx; #endif struct sk_buff_head rx_queue; struct sk_buff_head skb_queue; struct work_struct qos_activate; short tx_urb_index; atomic_t tx_pending[0x10]; /* UART_PRIORITY + 1 */ struct tasklet_struct irq_rx_tasklet; struct urb *rxurb_task; /* Tx Related variables */ u16 ShortRetryLimit; u16 LongRetryLimit; u32 TransmitConfig; u8 RegCWinMin; /* For turbo mode CW adaptive */ u32 LastRxDescTSFHigh; u32 LastRxDescTSFLow; /* Rx Related variables */ u16 EarlyRxThreshold; u32 ReceiveConfig; u8 AcmControl; u8 RFProgType; u8 retry_data; u8 retry_rts; u16 rts; struct ChnlAccessSetting ChannelAccessSetting; struct work_struct reset_wq; /**********************************************************/ /* For rtl819xUsb */ u16 basic_rate; u8 short_preamble; u8 slot_time; bool bDcut; bool bCurrentRxAggrEnable; enum rf_op_type Rf_Mode; /* For Firmware RF -R/W switch */ prt_firmware pFirmware; rtl819xUsb_loopback_e LoopbackMode; u16 EEPROMTxPowerDiff; u8 EEPROMThermalMeter; u8 EEPROMPwDiff; u8 EEPROMCrystalCap; u8 EEPROM_Def_Ver; u8 EEPROMTxPowerLevelCCK; /* CCK channel 1~14 */ u8 EEPROMTxPowerLevelCCK_V1[3]; u8 EEPROMTxPowerLevelOFDM24G[3]; /* OFDM 2.4G channel 1~14 */ u8 EEPROMTxPowerLevelOFDM5G[24]; /* OFDM 5G */ /* PHY related */ BB_REGISTER_DEFINITION_T PHYRegDef[4]; /* Radio A/B/C/D */ /* Read/write are allow for following hardware information variables */ u32 MCSTxPowerLevelOriginalOffset[6]; u32 CCKTxPowerLevelOriginalOffset; u8 TxPowerLevelCCK[14]; /* CCK channel 1~14 */ u8 TxPowerLevelOFDM24G[14]; /* OFDM 2.4G channel 1~14 */ u8 TxPowerLevelOFDM5G[14]; /* OFDM 5G */ u32 Pwr_Track; u8 TxPowerDiff; u8 AntennaTxPwDiff[2]; /* Antenna gain offset, 0: B, 1: C, 2: D */ u8 CrystalCap; u8 ThermalMeter[2]; /* index 0: RFIC0, index 1: RFIC1 */ u8 CckPwEnl; /* Use to calculate PWBD */ u8 bCckHighPower; long undecorated_smoothed_pwdb; /* For set channel */ u8 SwChnlInProgress; u8 SwChnlStage; u8 SwChnlStep; u8 SetBWModeInProgress; enum ht_channel_width CurrentChannelBW; u8 ChannelPlan; /* 8190 40MHz mode */ /* Control channel sub-carrier */ u8 nCur40MhzPrimeSC; /* Test for shorten RF configuration time. * We save RF reg0 in this variable to reduce RF reading. */ u32 RfReg0Value[4]; u8 NumTotalRFPath; bool brfpath_rxenable[4]; /* RF set related */ bool SetRFPowerStateInProgress; struct timer_list watch_dog_timer; /* For dynamic mechanism */ /* Tx Power Control for Near/Far Range */ bool bdynamic_txpower; bool bDynamicTxHighPower; bool bDynamicTxLowPower; bool bLastDTPFlag_High; bool bLastDTPFlag_Low; bool bstore_last_dtpflag; /* Define to discriminate on High power State or * on sitesurvey to change Tx gain index */ bool bstart_txctrl_bydtp; rate_adaptive rate_adaptive; /* TX power tracking * OPEN/CLOSE TX POWER TRACKING */ txbbgain_struct txbbgain_table[TxBBGainTableLength]; u8 txpower_count; /* For 6 sec do tracking again */ bool btxpower_trackingInit; u8 OFDM_index; u8 CCK_index; /* CCK TX Power Tracking */ ccktxbbgain_struct cck_txbbgain_table[CCKTxBBGainTableLength]; ccktxbbgain_struct cck_txbbgain_ch14_table[CCKTxBBGainTableLength]; u8 rfa_txpowertrackingindex; u8 rfa_txpowertrackingindex_real; u8 rfa_txpowertracking_default; u8 rfc_txpowertrackingindex; u8 rfc_txpowertrackingindex_real; s8 cck_present_attenuation; u8 cck_present_attenuation_20Mdefault; u8 cck_present_attenuation_40Mdefault; s8 cck_present_attenuation_difference; bool btxpower_tracking; bool bcck_in_ch14; bool btxpowerdata_readfromEEPORM; u16 TSSI_13dBm; init_gain initgain_backup; u8 DefaultInitialGain[4]; /* For EDCA Turbo mode */ bool bis_any_nonbepkts; bool bcurrent_turbo_EDCA; bool bis_cur_rdlstate; struct timer_list fsync_timer; bool bfsync_processing; /* 500ms Fsync timer is active or not */ u32 rate_record; u32 rateCountDiffRecord; u32 ContinueDiffCount; bool bswitch_fsync; u8 framesync; u32 framesyncC34; u8 framesyncMonitor; u16 nrxAMPDU_size; u8 nrxAMPDU_aggr_num; /* For gpio */ bool bHwRadioOff; u32 reset_count; bool bpbc_pressed; u32 txpower_checkcnt; u32 txpower_tracking_callback_cnt; u8 thermal_read_val[40]; u8 thermal_readback_index; u32 ccktxpower_adjustcnt_not_ch14; u32 ccktxpower_adjustcnt_ch14; u8 tx_fwinfo_force_subcarriermode; u8 tx_fwinfo_force_subcarrierval; /* For silent reset */ RESET_TYPE ResetProgress; bool bForcedSilentReset; bool bDisableNormalResetCheck; u16 TxCounter; u16 RxCounter; int IrpPendingCount; bool bResetInProgress; bool force_reset; u8 InitialGainOperateType; u16 SifsTime; /* Define work item */ struct delayed_work update_beacon_wq; struct delayed_work watch_dog_wq; struct delayed_work txpower_tracking_wq; struct delayed_work rfpath_check_wq; struct delayed_work gpio_change_rf_wq; struct delayed_work initialgain_operate_wq; struct workqueue_struct *priv_wq; } r8192_priv; /* For rtl8187B */ typedef enum{ BULK_PRIORITY = 0x01, LOW_PRIORITY, NORM_PRIORITY, VO_PRIORITY, VI_PRIORITY, BE_PRIORITY, BK_PRIORITY, RSVD2, RSVD3, BEACON_PRIORITY, HIGH_PRIORITY, MANAGE_PRIORITY, RSVD4, RSVD5, UART_PRIORITY } priority_t; typedef enum { NIC_8192U = 1, NIC_8190P = 2, NIC_8192E = 3, } nic_t; bool init_firmware(struct net_device *dev); short rtl819xU_tx_cmd(struct net_device *dev, struct sk_buff *skb); short rtl8192_tx(struct net_device *dev, struct sk_buff *skb); int read_nic_byte(struct net_device *dev, int x, u8 *data); int read_nic_byte_E(struct net_device *dev, int x, u8 *data); int read_nic_dword(struct net_device *dev, int x, u32 *data); int read_nic_word(struct net_device *dev, int x, u16 *data); int write_nic_byte(struct net_device *dev, int x, u8 y); int write_nic_byte_E(struct net_device *dev, int x, u8 y); int write_nic_word(struct net_device *dev, int x, u16 y); int write_nic_dword(struct net_device *dev, int x, u32 y); void force_pci_posting(struct net_device *dev); void rtl8192_rtx_disable(struct net_device *dev); void rtl8192_rx_enable(struct net_device *dev); void rtl8192_update_msr(struct net_device *dev); int rtl8192_down(struct net_device *dev); int rtl8192_up(struct net_device *dev); void rtl8192_commit(struct net_device *dev); void rtl8192_set_chan(struct net_device *dev, short ch); void rtl8192_set_rxconf(struct net_device *dev); void rtl819xusb_beacon_tx(struct net_device *dev, u16 tx_rate); void EnableHWSecurityConfig8192(struct net_device *dev); void setKey(struct net_device *dev, u8 EntryNo, u8 KeyIndex, u16 KeyType, u8 *MacAddr, u8 DefaultKey, u32 *KeyContent); #endif
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1