| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Alex Deucher | 1762 | 88.45% | 8 | 20.00% |
| Harry Wentland | 96 | 4.82% | 2 | 5.00% |
| Thomas Zimmermann | 34 | 1.71% | 1 | 2.50% |
| Daniel Vetter | 28 | 1.41% | 5 | 12.50% |
| Andrey Grodzovsky | 21 | 1.05% | 3 | 7.50% |
| Emily Deng | 15 | 0.75% | 2 | 5.00% |
| Samuel Li | 10 | 0.50% | 9 | 22.50% |
| Ville Syrjälä | 7 | 0.35% | 2 | 5.00% |
| David Francis | 6 | 0.30% | 1 | 2.50% |
| Mario Kleiner | 3 | 0.15% | 2 | 5.00% |
| Michel Dänzer | 3 | 0.15% | 1 | 2.50% |
| Laurent Pinchart | 3 | 0.15% | 1 | 2.50% |
| Thierry Reding | 2 | 0.10% | 1 | 2.50% |
| Dave Airlie | 1 | 0.05% | 1 | 2.50% |
| Nicholas Kazlauskas | 1 | 0.05% | 1 | 2.50% |
| Total | 1992 | 40 |
/* * Copyright 2000 ATI Technologies Inc., Markham, Ontario, and * VA Linux Systems Inc., Fremont, California. * Copyright 2008 Red Hat Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. * * Original Authors: * Kevin E. Martin, Rickard E. Faith, Alan Hourihane * * Kernel port Author: Dave Airlie */ #ifndef AMDGPU_MODE_H #define AMDGPU_MODE_H #include <drm/drm_crtc.h> #include <drm/drm_edid.h> #include <drm/drm_encoder.h> #include <drm/drm_dp_helper.h> #include <drm/drm_fixed.h> #include <drm/drm_crtc_helper.h> #include <drm/drm_fb_helper.h> #include <drm/drm_plane_helper.h> #include <drm/drm_probe_helper.h> #include <linux/i2c.h> #include <linux/i2c-algo-bit.h> #include <linux/hrtimer.h> #include "amdgpu_irq.h" #include <drm/drm_dp_mst_helper.h> #include "modules/inc/mod_freesync.h" struct amdgpu_bo; struct amdgpu_device; struct amdgpu_encoder; struct amdgpu_router; struct amdgpu_hpd; #define to_amdgpu_crtc(x) container_of(x, struct amdgpu_crtc, base) #define to_amdgpu_connector(x) container_of(x, struct amdgpu_connector, base) #define to_amdgpu_encoder(x) container_of(x, struct amdgpu_encoder, base) #define to_amdgpu_framebuffer(x) container_of(x, struct amdgpu_framebuffer, base) #define to_dm_plane_state(x) container_of(x, struct dm_plane_state, base) #define AMDGPU_MAX_HPD_PINS 6 #define AMDGPU_MAX_CRTCS 6 #define AMDGPU_MAX_PLANES 6 #define AMDGPU_MAX_AFMT_BLOCKS 9 enum amdgpu_rmx_type { RMX_OFF, RMX_FULL, RMX_CENTER, RMX_ASPECT }; enum amdgpu_underscan_type { UNDERSCAN_OFF, UNDERSCAN_ON, UNDERSCAN_AUTO, }; #define AMDGPU_HPD_CONNECT_INT_DELAY_IN_MS 50 #define AMDGPU_HPD_DISCONNECT_INT_DELAY_IN_MS 10 enum amdgpu_hpd_id { AMDGPU_HPD_1 = 0, AMDGPU_HPD_2, AMDGPU_HPD_3, AMDGPU_HPD_4, AMDGPU_HPD_5, AMDGPU_HPD_6, AMDGPU_HPD_NONE = 0xff, }; enum amdgpu_crtc_irq { AMDGPU_CRTC_IRQ_VBLANK1 = 0, AMDGPU_CRTC_IRQ_VBLANK2, AMDGPU_CRTC_IRQ_VBLANK3, AMDGPU_CRTC_IRQ_VBLANK4, AMDGPU_CRTC_IRQ_VBLANK5, AMDGPU_CRTC_IRQ_VBLANK6, AMDGPU_CRTC_IRQ_VLINE1, AMDGPU_CRTC_IRQ_VLINE2, AMDGPU_CRTC_IRQ_VLINE3, AMDGPU_CRTC_IRQ_VLINE4, AMDGPU_CRTC_IRQ_VLINE5, AMDGPU_CRTC_IRQ_VLINE6, AMDGPU_CRTC_IRQ_NONE = 0xff }; enum amdgpu_pageflip_irq { AMDGPU_PAGEFLIP_IRQ_D1 = 0, AMDGPU_PAGEFLIP_IRQ_D2, AMDGPU_PAGEFLIP_IRQ_D3, AMDGPU_PAGEFLIP_IRQ_D4, AMDGPU_PAGEFLIP_IRQ_D5, AMDGPU_PAGEFLIP_IRQ_D6, AMDGPU_PAGEFLIP_IRQ_NONE = 0xff }; enum amdgpu_flip_status { AMDGPU_FLIP_NONE, AMDGPU_FLIP_PENDING, AMDGPU_FLIP_SUBMITTED }; #define AMDGPU_MAX_I2C_BUS 16 /* amdgpu gpio-based i2c * 1. "mask" reg and bits * grabs the gpio pins for software use * 0=not held 1=held * 2. "a" reg and bits * output pin value * 0=low 1=high * 3. "en" reg and bits * sets the pin direction * 0=input 1=output * 4. "y" reg and bits * input pin value * 0=low 1=high */ struct amdgpu_i2c_bus_rec { bool valid; /* id used by atom */ uint8_t i2c_id; /* id used by atom */ enum amdgpu_hpd_id hpd; /* can be used with hw i2c engine */ bool hw_capable; /* uses multi-media i2c engine */ bool mm_i2c; /* regs and bits */ uint32_t mask_clk_reg; uint32_t mask_data_reg; uint32_t a_clk_reg; uint32_t a_data_reg; uint32_t en_clk_reg; uint32_t en_data_reg; uint32_t y_clk_reg; uint32_t y_data_reg; uint32_t mask_clk_mask; uint32_t mask_data_mask; uint32_t a_clk_mask; uint32_t a_data_mask; uint32_t en_clk_mask; uint32_t en_data_mask; uint32_t y_clk_mask; uint32_t y_data_mask; }; #define AMDGPU_MAX_BIOS_CONNECTOR 16 /* pll flags */ #define AMDGPU_PLL_USE_BIOS_DIVS (1 << 0) #define AMDGPU_PLL_NO_ODD_POST_DIV (1 << 1) #define AMDGPU_PLL_USE_REF_DIV (1 << 2) #define AMDGPU_PLL_LEGACY (1 << 3) #define AMDGPU_PLL_PREFER_LOW_REF_DIV (1 << 4) #define AMDGPU_PLL_PREFER_HIGH_REF_DIV (1 << 5) #define AMDGPU_PLL_PREFER_LOW_FB_DIV (1 << 6) #define AMDGPU_PLL_PREFER_HIGH_FB_DIV (1 << 7) #define AMDGPU_PLL_PREFER_LOW_POST_DIV (1 << 8) #define AMDGPU_PLL_PREFER_HIGH_POST_DIV (1 << 9) #define AMDGPU_PLL_USE_FRAC_FB_DIV (1 << 10) #define AMDGPU_PLL_PREFER_CLOSEST_LOWER (1 << 11) #define AMDGPU_PLL_USE_POST_DIV (1 << 12) #define AMDGPU_PLL_IS_LCD (1 << 13) #define AMDGPU_PLL_PREFER_MINM_OVER_MAXP (1 << 14) struct amdgpu_pll { /* reference frequency */ uint32_t reference_freq; /* fixed dividers */ uint32_t reference_div; uint32_t post_div; /* pll in/out limits */ uint32_t pll_in_min; uint32_t pll_in_max; uint32_t pll_out_min; uint32_t pll_out_max; uint32_t lcd_pll_out_min; uint32_t lcd_pll_out_max; uint32_t best_vco; /* divider limits */ uint32_t min_ref_div; uint32_t max_ref_div; uint32_t min_post_div; uint32_t max_post_div; uint32_t min_feedback_div; uint32_t max_feedback_div; uint32_t min_frac_feedback_div; uint32_t max_frac_feedback_div; /* flags for the current clock */ uint32_t flags; /* pll id */ uint32_t id; }; struct amdgpu_i2c_chan { struct i2c_adapter adapter; struct drm_device *dev; struct i2c_algo_bit_data bit; struct amdgpu_i2c_bus_rec rec; struct drm_dp_aux aux; bool has_aux; struct mutex mutex; }; struct amdgpu_fbdev; struct amdgpu_afmt { bool enabled; int offset; bool last_buffer_filled_status; int id; struct amdgpu_audio_pin *pin; }; /* * Audio */ struct amdgpu_audio_pin { int channels; int rate; int bits_per_sample; u8 status_bits; u8 category_code; u32 offset; bool connected; u32 id; }; struct amdgpu_audio { bool enabled; struct amdgpu_audio_pin pin[AMDGPU_MAX_AFMT_BLOCKS]; int num_pins; }; struct amdgpu_display_funcs { /* display watermarks */ void (*bandwidth_update)(struct amdgpu_device *adev); /* get frame count */ u32 (*vblank_get_counter)(struct amdgpu_device *adev, int crtc); /* set backlight level */ void (*backlight_set_level)(struct amdgpu_encoder *amdgpu_encoder, u8 level); /* get backlight level */ u8 (*backlight_get_level)(struct amdgpu_encoder *amdgpu_encoder); /* hotplug detect */ bool (*hpd_sense)(struct amdgpu_device *adev, enum amdgpu_hpd_id hpd); void (*hpd_set_polarity)(struct amdgpu_device *adev, enum amdgpu_hpd_id hpd); u32 (*hpd_get_gpio_reg)(struct amdgpu_device *adev); /* pageflipping */ void (*page_flip)(struct amdgpu_device *adev, int crtc_id, u64 crtc_base, bool async); int (*page_flip_get_scanoutpos)(struct amdgpu_device *adev, int crtc, u32 *vbl, u32 *position); /* display topology setup */ void (*add_encoder)(struct amdgpu_device *adev, uint32_t encoder_enum, uint32_t supported_device, u16 caps); void (*add_connector)(struct amdgpu_device *adev, uint32_t connector_id, uint32_t supported_device, int connector_type, struct amdgpu_i2c_bus_rec *i2c_bus, uint16_t connector_object_id, struct amdgpu_hpd *hpd, struct amdgpu_router *router); }; struct amdgpu_framebuffer { struct drm_framebuffer base; /* caching for later use */ uint64_t address; }; struct amdgpu_fbdev { struct drm_fb_helper helper; struct amdgpu_framebuffer rfb; struct list_head fbdev_list; struct amdgpu_device *adev; }; struct amdgpu_mode_info { struct atom_context *atom_context; struct card_info *atom_card_info; bool mode_config_initialized; struct amdgpu_crtc *crtcs[AMDGPU_MAX_CRTCS]; struct drm_plane *planes[AMDGPU_MAX_PLANES]; struct amdgpu_afmt *afmt[AMDGPU_MAX_AFMT_BLOCKS]; /* DVI-I properties */ struct drm_property *coherent_mode_property; /* DAC enable load detect */ struct drm_property *load_detect_property; /* underscan */ struct drm_property *underscan_property; struct drm_property *underscan_hborder_property; struct drm_property *underscan_vborder_property; /* audio */ struct drm_property *audio_property; /* FMT dithering */ struct drm_property *dither_property; /* Adaptive Backlight Modulation (power feature) */ struct drm_property *abm_level_property; /* hardcoded DFP edid from BIOS */ struct edid *bios_hardcoded_edid; int bios_hardcoded_edid_size; /* pointer to fbdev info structure */ struct amdgpu_fbdev *rfbdev; /* firmware flags */ u16 firmware_flags; /* pointer to backlight encoder */ struct amdgpu_encoder *bl_encoder; u8 bl_level; /* saved backlight level */ struct amdgpu_audio audio; /* audio stuff */ int num_crtc; /* number of crtcs */ int num_hpd; /* number of hpd pins */ int num_dig; /* number of dig blocks */ int disp_priority; const struct amdgpu_display_funcs *funcs; const enum drm_plane_type *plane_type; }; #define AMDGPU_MAX_BL_LEVEL 0xFF #if defined(CONFIG_BACKLIGHT_CLASS_DEVICE) || defined(CONFIG_BACKLIGHT_CLASS_DEVICE_MODULE) struct amdgpu_backlight_privdata { struct amdgpu_encoder *encoder; uint8_t negative; }; #endif struct amdgpu_atom_ss { uint16_t percentage; uint16_t percentage_divider; uint8_t type; uint16_t step; uint8_t delay; uint8_t range; uint8_t refdiv; /* asic_ss */ uint16_t rate; uint16_t amount; }; struct amdgpu_crtc { struct drm_crtc base; int crtc_id; bool enabled; bool can_tile; uint32_t crtc_offset; struct drm_gem_object *cursor_bo; uint64_t cursor_addr; int cursor_x; int cursor_y; int cursor_hot_x; int cursor_hot_y; int cursor_width; int cursor_height; int max_cursor_width; int max_cursor_height; enum amdgpu_rmx_type rmx_type; u8 h_border; u8 v_border; fixed20_12 vsc; fixed20_12 hsc; struct drm_display_mode native_mode; u32 pll_id; /* page flipping */ struct amdgpu_flip_work *pflip_works; enum amdgpu_flip_status pflip_status; int deferred_flip_completion; u32 last_flip_vblank; /* pll sharing */ struct amdgpu_atom_ss ss; bool ss_enabled; u32 adjusted_clock; int bpc; u32 pll_reference_div; u32 pll_post_div; u32 pll_flags; struct drm_encoder *encoder; struct drm_connector *connector; /* for dpm */ u32 line_time; u32 wm_low; u32 wm_high; u32 lb_vblank_lead_lines; struct drm_display_mode hw_mode; /* for virtual dce */ struct hrtimer vblank_timer; enum amdgpu_interrupt_state vsync_timer_enabled; int otg_inst; struct drm_pending_vblank_event *event; }; struct amdgpu_encoder_atom_dig { bool linkb; /* atom dig */ bool coherent_mode; int dig_encoder; /* -1 disabled, 0 DIGA, 1 DIGB, etc. */ /* atom lvds/edp */ uint32_t lcd_misc; uint16_t panel_pwr_delay; uint32_t lcd_ss_id; /* panel mode */ struct drm_display_mode native_mode; struct backlight_device *bl_dev; int dpms_mode; uint8_t backlight_level; int panel_mode; struct amdgpu_afmt *afmt; }; struct amdgpu_encoder { struct drm_encoder base; uint32_t encoder_enum; uint32_t encoder_id; uint32_t devices; uint32_t active_device; uint32_t flags; uint32_t pixel_clock; enum amdgpu_rmx_type rmx_type; enum amdgpu_underscan_type underscan_type; uint32_t underscan_hborder; uint32_t underscan_vborder; struct drm_display_mode native_mode; void *enc_priv; int audio_polling_active; bool is_ext_encoder; u16 caps; }; struct amdgpu_connector_atom_dig { /* displayport */ u8 dpcd[DP_RECEIVER_CAP_SIZE]; u8 dp_sink_type; int dp_clock; int dp_lane_count; bool edp_on; }; struct amdgpu_gpio_rec { bool valid; u8 id; u32 reg; u32 mask; u32 shift; }; struct amdgpu_hpd { enum amdgpu_hpd_id hpd; u8 plugged_state; struct amdgpu_gpio_rec gpio; }; struct amdgpu_router { u32 router_id; struct amdgpu_i2c_bus_rec i2c_info; u8 i2c_addr; /* i2c mux */ bool ddc_valid; u8 ddc_mux_type; u8 ddc_mux_control_pin; u8 ddc_mux_state; /* clock/data mux */ bool cd_valid; u8 cd_mux_type; u8 cd_mux_control_pin; u8 cd_mux_state; }; enum amdgpu_connector_audio { AMDGPU_AUDIO_DISABLE = 0, AMDGPU_AUDIO_ENABLE = 1, AMDGPU_AUDIO_AUTO = 2 }; enum amdgpu_connector_dither { AMDGPU_FMT_DITHER_DISABLE = 0, AMDGPU_FMT_DITHER_ENABLE = 1, }; struct amdgpu_dm_dp_aux { struct drm_dp_aux aux; struct ddc_service *ddc_service; }; struct amdgpu_i2c_adapter { struct i2c_adapter base; struct ddc_service *ddc_service; }; #define TO_DM_AUX(x) container_of((x), struct amdgpu_dm_dp_aux, aux) struct amdgpu_connector { struct drm_connector base; uint32_t connector_id; uint32_t devices; struct amdgpu_i2c_chan *ddc_bus; /* some systems have an hdmi and vga port with a shared ddc line */ bool shared_ddc; bool use_digital; /* we need to mind the EDID between detect and get modes due to analog/digital/tvencoder */ struct edid *edid; void *con_priv; bool dac_load_detect; bool detected_by_load; /* if the connection status was determined by load */ uint16_t connector_object_id; struct amdgpu_hpd hpd; struct amdgpu_router router; struct amdgpu_i2c_chan *router_bus; enum amdgpu_connector_audio audio; enum amdgpu_connector_dither dither; unsigned pixelclock_for_modeset; }; /* TODO: start to use this struct and remove same field from base one */ struct amdgpu_mst_connector { struct amdgpu_connector base; struct drm_dp_mst_topology_mgr mst_mgr; struct amdgpu_dm_dp_aux dm_dp_aux; struct drm_dp_mst_port *port; struct amdgpu_connector *mst_port; bool is_mst_connector; struct amdgpu_encoder *mst_encoder; }; #define ENCODER_MODE_IS_DP(em) (((em) == ATOM_ENCODER_MODE_DP) || \ ((em) == ATOM_ENCODER_MODE_DP_MST)) /* Driver internal use only flags of amdgpu_display_get_crtc_scanoutpos() */ #define DRM_SCANOUTPOS_VALID (1 << 0) #define DRM_SCANOUTPOS_IN_VBLANK (1 << 1) #define DRM_SCANOUTPOS_ACCURATE (1 << 2) #define USE_REAL_VBLANKSTART (1 << 30) #define GET_DISTANCE_TO_VBLANKSTART (1 << 31) void amdgpu_link_encoder_connector(struct drm_device *dev); struct drm_connector * amdgpu_get_connector_for_encoder(struct drm_encoder *encoder); struct drm_connector * amdgpu_get_connector_for_encoder_init(struct drm_encoder *encoder); bool amdgpu_dig_monitor_is_duallink(struct drm_encoder *encoder, u32 pixel_clock); u16 amdgpu_encoder_get_dp_bridge_encoder_id(struct drm_encoder *encoder); struct drm_encoder *amdgpu_get_external_encoder(struct drm_encoder *encoder); bool amdgpu_display_ddc_probe(struct amdgpu_connector *amdgpu_connector, bool use_aux); void amdgpu_encoder_set_active_device(struct drm_encoder *encoder); int amdgpu_display_get_crtc_scanoutpos(struct drm_device *dev, unsigned int pipe, unsigned int flags, int *vpos, int *hpos, ktime_t *stime, ktime_t *etime, const struct drm_display_mode *mode); int amdgpu_display_framebuffer_init(struct drm_device *dev, struct amdgpu_framebuffer *rfb, const struct drm_mode_fb_cmd2 *mode_cmd, struct drm_gem_object *obj); int amdgpufb_remove(struct drm_device *dev, struct drm_framebuffer *fb); void amdgpu_enc_destroy(struct drm_encoder *encoder); void amdgpu_copy_fb(struct drm_device *dev, struct drm_gem_object *dst_obj); bool amdgpu_display_crtc_scaling_mode_fixup(struct drm_crtc *crtc, const struct drm_display_mode *mode, struct drm_display_mode *adjusted_mode); void amdgpu_panel_mode_fixup(struct drm_encoder *encoder, struct drm_display_mode *adjusted_mode); int amdgpu_display_crtc_idx_to_irq_type(struct amdgpu_device *adev, int crtc); bool amdgpu_crtc_get_scanout_position(struct drm_crtc *crtc, bool in_vblank_irq, int *vpos, int *hpos, ktime_t *stime, ktime_t *etime, const struct drm_display_mode *mode); /* fbdev layer */ int amdgpu_fbdev_init(struct amdgpu_device *adev); void amdgpu_fbdev_fini(struct amdgpu_device *adev); void amdgpu_fbdev_set_suspend(struct amdgpu_device *adev, int state); int amdgpu_fbdev_total_size(struct amdgpu_device *adev); bool amdgpu_fbdev_robj_is_fb(struct amdgpu_device *adev, struct amdgpu_bo *robj); int amdgpu_align_pitch(struct amdgpu_device *adev, int width, int bpp, bool tiled); /* amdgpu_display.c */ void amdgpu_display_print_display_setup(struct drm_device *dev); int amdgpu_display_modeset_create_props(struct amdgpu_device *adev); int amdgpu_display_crtc_set_config(struct drm_mode_set *set, struct drm_modeset_acquire_ctx *ctx); int amdgpu_display_crtc_page_flip_target(struct drm_crtc *crtc, struct drm_framebuffer *fb, struct drm_pending_vblank_event *event, uint32_t page_flip_flags, uint32_t target, struct drm_modeset_acquire_ctx *ctx); extern const struct drm_mode_config_funcs amdgpu_mode_funcs; #endif
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1