| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Robert Jarzmik | 1884 | 29.21% | 8 | 10.00% |
| Guennadi Liakhovetski | 1816 | 28.16% | 26 | 32.50% |
| Michael Grzeschik | 1083 | 16.79% | 9 | 11.25% |
| Akinobu Mita | 623 | 9.66% | 8 | 10.00% |
| Hans Verkuil | 446 | 6.91% | 8 | 10.00% |
| Laurent Pinchart | 261 | 4.05% | 3 | 3.75% |
| Enrico Scholz | 173 | 2.68% | 1 | 1.25% |
| Marco Felsch | 48 | 0.74% | 1 | 1.25% |
| Boris Brezillon | 34 | 0.53% | 1 | 1.25% |
| Sakari Ailus | 27 | 0.42% | 1 | 1.25% |
| Roel Kluin | 18 | 0.28% | 1 | 1.25% |
| Fabio Estevam | 6 | 0.09% | 1 | 1.25% |
| Philipp Wiesner | 5 | 0.08% | 1 | 1.25% |
| Stefan Herbrechtsmeier | 4 | 0.06% | 1 | 1.25% |
| Benoît Thébaudeau | 4 | 0.06% | 1 | 1.25% |
| Jonathan Cameron | 3 | 0.05% | 1 | 1.25% |
| Paul Gortmaker | 3 | 0.05% | 1 | 1.25% |
| Julia Lawall | 3 | 0.05% | 1 | 1.25% |
| Ricardo Ribalda Delgado | 2 | 0.03% | 1 | 1.25% |
| Axel Lin | 2 | 0.03% | 1 | 1.25% |
| Thomas Gleixner | 2 | 0.03% | 1 | 1.25% |
| Wolfram Sang | 1 | 0.02% | 1 | 1.25% |
| Kieran Bingham | 1 | 0.02% | 1 | 1.25% |
| Harvey Harrison | 1 | 0.02% | 1 | 1.25% |
| Total | 6450 | 80 |
// SPDX-License-Identifier: GPL-2.0-only /* * Driver for MT9M111/MT9M112/MT9M131 CMOS Image Sensor from Micron/Aptina * * Copyright (C) 2008, Robert Jarzmik <robert.jarzmik@free.fr> */ #include <linux/videodev2.h> #include <linux/slab.h> #include <linux/i2c.h> #include <linux/log2.h> #include <linux/gpio.h> #include <linux/delay.h> #include <linux/regulator/consumer.h> #include <linux/v4l2-mediabus.h> #include <linux/module.h> #include <linux/property.h> #include <media/v4l2-async.h> #include <media/v4l2-clk.h> #include <media/v4l2-common.h> #include <media/v4l2-ctrls.h> #include <media/v4l2-device.h> #include <media/v4l2-event.h> #include <media/v4l2-fwnode.h> /* * MT9M111, MT9M112 and MT9M131: * i2c address is 0x48 or 0x5d (depending on SADDR pin) * The platform has to define struct i2c_board_info objects and link to them * from struct soc_camera_host_desc */ /* * Sensor core register addresses (0x000..0x0ff) */ #define MT9M111_CHIP_VERSION 0x000 #define MT9M111_ROW_START 0x001 #define MT9M111_COLUMN_START 0x002 #define MT9M111_WINDOW_HEIGHT 0x003 #define MT9M111_WINDOW_WIDTH 0x004 #define MT9M111_HORIZONTAL_BLANKING_B 0x005 #define MT9M111_VERTICAL_BLANKING_B 0x006 #define MT9M111_HORIZONTAL_BLANKING_A 0x007 #define MT9M111_VERTICAL_BLANKING_A 0x008 #define MT9M111_SHUTTER_WIDTH 0x009 #define MT9M111_ROW_SPEED 0x00a #define MT9M111_EXTRA_DELAY 0x00b #define MT9M111_SHUTTER_DELAY 0x00c #define MT9M111_RESET 0x00d #define MT9M111_READ_MODE_B 0x020 #define MT9M111_READ_MODE_A 0x021 #define MT9M111_FLASH_CONTROL 0x023 #define MT9M111_GREEN1_GAIN 0x02b #define MT9M111_BLUE_GAIN 0x02c #define MT9M111_RED_GAIN 0x02d #define MT9M111_GREEN2_GAIN 0x02e #define MT9M111_GLOBAL_GAIN 0x02f #define MT9M111_CONTEXT_CONTROL 0x0c8 #define MT9M111_PAGE_MAP 0x0f0 #define MT9M111_BYTE_WISE_ADDR 0x0f1 #define MT9M111_RESET_SYNC_CHANGES (1 << 15) #define MT9M111_RESET_RESTART_BAD_FRAME (1 << 9) #define MT9M111_RESET_SHOW_BAD_FRAMES (1 << 8) #define MT9M111_RESET_RESET_SOC (1 << 5) #define MT9M111_RESET_OUTPUT_DISABLE (1 << 4) #define MT9M111_RESET_CHIP_ENABLE (1 << 3) #define MT9M111_RESET_ANALOG_STANDBY (1 << 2) #define MT9M111_RESET_RESTART_FRAME (1 << 1) #define MT9M111_RESET_RESET_MODE (1 << 0) #define MT9M111_RM_FULL_POWER_RD (0 << 10) #define MT9M111_RM_LOW_POWER_RD (1 << 10) #define MT9M111_RM_COL_SKIP_4X (1 << 5) #define MT9M111_RM_ROW_SKIP_4X (1 << 4) #define MT9M111_RM_COL_SKIP_2X (1 << 3) #define MT9M111_RM_ROW_SKIP_2X (1 << 2) #define MT9M111_RMB_MIRROR_COLS (1 << 1) #define MT9M111_RMB_MIRROR_ROWS (1 << 0) #define MT9M111_CTXT_CTRL_RESTART (1 << 15) #define MT9M111_CTXT_CTRL_DEFECTCOR_B (1 << 12) #define MT9M111_CTXT_CTRL_RESIZE_B (1 << 10) #define MT9M111_CTXT_CTRL_CTRL2_B (1 << 9) #define MT9M111_CTXT_CTRL_GAMMA_B (1 << 8) #define MT9M111_CTXT_CTRL_XENON_EN (1 << 7) #define MT9M111_CTXT_CTRL_READ_MODE_B (1 << 3) #define MT9M111_CTXT_CTRL_LED_FLASH_EN (1 << 2) #define MT9M111_CTXT_CTRL_VBLANK_SEL_B (1 << 1) #define MT9M111_CTXT_CTRL_HBLANK_SEL_B (1 << 0) /* * Colorpipe register addresses (0x100..0x1ff) */ #define MT9M111_OPER_MODE_CTRL 0x106 #define MT9M111_OUTPUT_FORMAT_CTRL 0x108 #define MT9M111_TPG_CTRL 0x148 #define MT9M111_REDUCER_XZOOM_B 0x1a0 #define MT9M111_REDUCER_XSIZE_B 0x1a1 #define MT9M111_REDUCER_YZOOM_B 0x1a3 #define MT9M111_REDUCER_YSIZE_B 0x1a4 #define MT9M111_REDUCER_XZOOM_A 0x1a6 #define MT9M111_REDUCER_XSIZE_A 0x1a7 #define MT9M111_REDUCER_YZOOM_A 0x1a9 #define MT9M111_REDUCER_YSIZE_A 0x1aa #define MT9M111_EFFECTS_MODE 0x1e2 #define MT9M111_OUTPUT_FORMAT_CTRL2_A 0x13a #define MT9M111_OUTPUT_FORMAT_CTRL2_B 0x19b #define MT9M111_OPMODE_AUTOEXPO_EN (1 << 14) #define MT9M111_OPMODE_AUTOWHITEBAL_EN (1 << 1) #define MT9M111_OUTFMT_FLIP_BAYER_COL (1 << 9) #define MT9M111_OUTFMT_FLIP_BAYER_ROW (1 << 8) #define MT9M111_OUTFMT_PROCESSED_BAYER (1 << 14) #define MT9M111_OUTFMT_BYPASS_IFP (1 << 10) #define MT9M111_OUTFMT_INV_PIX_CLOCK (1 << 9) #define MT9M111_OUTFMT_RGB (1 << 8) #define MT9M111_OUTFMT_RGB565 (0 << 6) #define MT9M111_OUTFMT_RGB555 (1 << 6) #define MT9M111_OUTFMT_RGB444x (2 << 6) #define MT9M111_OUTFMT_RGBx444 (3 << 6) #define MT9M111_OUTFMT_TST_RAMP_OFF (0 << 4) #define MT9M111_OUTFMT_TST_RAMP_COL (1 << 4) #define MT9M111_OUTFMT_TST_RAMP_ROW (2 << 4) #define MT9M111_OUTFMT_TST_RAMP_FRAME (3 << 4) #define MT9M111_OUTFMT_SHIFT_3_UP (1 << 3) #define MT9M111_OUTFMT_AVG_CHROMA (1 << 2) #define MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN (1 << 1) #define MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B (1 << 0) #define MT9M111_TPG_SEL_MASK GENMASK(2, 0) #define MT9M111_EFFECTS_MODE_MASK GENMASK(2, 0) #define MT9M111_RM_PWR_MASK BIT(10) #define MT9M111_RM_SKIP2_MASK GENMASK(3, 2) /* * Camera control register addresses (0x200..0x2ff not implemented) */ #define reg_read(reg) mt9m111_reg_read(client, MT9M111_##reg) #define reg_write(reg, val) mt9m111_reg_write(client, MT9M111_##reg, (val)) #define reg_set(reg, val) mt9m111_reg_set(client, MT9M111_##reg, (val)) #define reg_clear(reg, val) mt9m111_reg_clear(client, MT9M111_##reg, (val)) #define reg_mask(reg, val, mask) mt9m111_reg_mask(client, MT9M111_##reg, \ (val), (mask)) #define MT9M111_MIN_DARK_ROWS 8 #define MT9M111_MIN_DARK_COLS 26 #define MT9M111_MAX_HEIGHT 1024 #define MT9M111_MAX_WIDTH 1280 struct mt9m111_context { u16 read_mode; u16 blanking_h; u16 blanking_v; u16 reducer_xzoom; u16 reducer_yzoom; u16 reducer_xsize; u16 reducer_ysize; u16 output_fmt_ctrl2; u16 control; }; static struct mt9m111_context context_a = { .read_mode = MT9M111_READ_MODE_A, .blanking_h = MT9M111_HORIZONTAL_BLANKING_A, .blanking_v = MT9M111_VERTICAL_BLANKING_A, .reducer_xzoom = MT9M111_REDUCER_XZOOM_A, .reducer_yzoom = MT9M111_REDUCER_YZOOM_A, .reducer_xsize = MT9M111_REDUCER_XSIZE_A, .reducer_ysize = MT9M111_REDUCER_YSIZE_A, .output_fmt_ctrl2 = MT9M111_OUTPUT_FORMAT_CTRL2_A, .control = MT9M111_CTXT_CTRL_RESTART, }; static struct mt9m111_context context_b = { .read_mode = MT9M111_READ_MODE_B, .blanking_h = MT9M111_HORIZONTAL_BLANKING_B, .blanking_v = MT9M111_VERTICAL_BLANKING_B, .reducer_xzoom = MT9M111_REDUCER_XZOOM_B, .reducer_yzoom = MT9M111_REDUCER_YZOOM_B, .reducer_xsize = MT9M111_REDUCER_XSIZE_B, .reducer_ysize = MT9M111_REDUCER_YSIZE_B, .output_fmt_ctrl2 = MT9M111_OUTPUT_FORMAT_CTRL2_B, .control = MT9M111_CTXT_CTRL_RESTART | MT9M111_CTXT_CTRL_DEFECTCOR_B | MT9M111_CTXT_CTRL_RESIZE_B | MT9M111_CTXT_CTRL_CTRL2_B | MT9M111_CTXT_CTRL_GAMMA_B | MT9M111_CTXT_CTRL_READ_MODE_B | MT9M111_CTXT_CTRL_VBLANK_SEL_B | MT9M111_CTXT_CTRL_HBLANK_SEL_B, }; /* MT9M111 has only one fixed colorspace per pixelcode */ struct mt9m111_datafmt { u32 code; enum v4l2_colorspace colorspace; }; static const struct mt9m111_datafmt mt9m111_colour_fmts[] = { {MEDIA_BUS_FMT_YUYV8_2X8, V4L2_COLORSPACE_SRGB}, {MEDIA_BUS_FMT_YVYU8_2X8, V4L2_COLORSPACE_SRGB}, {MEDIA_BUS_FMT_UYVY8_2X8, V4L2_COLORSPACE_SRGB}, {MEDIA_BUS_FMT_VYUY8_2X8, V4L2_COLORSPACE_SRGB}, {MEDIA_BUS_FMT_RGB555_2X8_PADHI_LE, V4L2_COLORSPACE_SRGB}, {MEDIA_BUS_FMT_RGB555_2X8_PADHI_BE, V4L2_COLORSPACE_SRGB}, {MEDIA_BUS_FMT_RGB565_2X8_LE, V4L2_COLORSPACE_SRGB}, {MEDIA_BUS_FMT_RGB565_2X8_BE, V4L2_COLORSPACE_SRGB}, {MEDIA_BUS_FMT_BGR565_2X8_LE, V4L2_COLORSPACE_SRGB}, {MEDIA_BUS_FMT_BGR565_2X8_BE, V4L2_COLORSPACE_SRGB}, {MEDIA_BUS_FMT_SBGGR8_1X8, V4L2_COLORSPACE_SRGB}, {MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE, V4L2_COLORSPACE_SRGB}, }; enum mt9m111_mode_id { MT9M111_MODE_SXGA_8FPS, MT9M111_MODE_SXGA_15FPS, MT9M111_MODE_QSXGA_30FPS, MT9M111_NUM_MODES, }; struct mt9m111_mode_info { unsigned int sensor_w; unsigned int sensor_h; unsigned int max_image_w; unsigned int max_image_h; unsigned int max_fps; unsigned int reg_val; unsigned int reg_mask; }; struct mt9m111 { struct v4l2_subdev subdev; struct v4l2_ctrl_handler hdl; struct v4l2_ctrl *gain; struct mt9m111_context *ctx; struct v4l2_rect rect; /* cropping rectangle */ struct v4l2_clk *clk; unsigned int width; /* output */ unsigned int height; /* sizes */ struct v4l2_fract frame_interval; const struct mt9m111_mode_info *current_mode; struct mutex power_lock; /* lock to protect power_count */ int power_count; const struct mt9m111_datafmt *fmt; int lastpage; /* PageMap cache value */ struct regulator *regulator; bool is_streaming; /* user point of view - 0: falling 1: rising edge */ unsigned int pclk_sample:1; #ifdef CONFIG_MEDIA_CONTROLLER struct media_pad pad; #endif }; static const struct mt9m111_mode_info mt9m111_mode_data[MT9M111_NUM_MODES] = { [MT9M111_MODE_SXGA_8FPS] = { .sensor_w = 1280, .sensor_h = 1024, .max_image_w = 1280, .max_image_h = 1024, .max_fps = 8, .reg_val = MT9M111_RM_LOW_POWER_RD, .reg_mask = MT9M111_RM_PWR_MASK | MT9M111_RM_SKIP2_MASK, }, [MT9M111_MODE_SXGA_15FPS] = { .sensor_w = 1280, .sensor_h = 1024, .max_image_w = 1280, .max_image_h = 1024, .max_fps = 15, .reg_val = MT9M111_RM_FULL_POWER_RD, .reg_mask = MT9M111_RM_PWR_MASK | MT9M111_RM_SKIP2_MASK, }, [MT9M111_MODE_QSXGA_30FPS] = { .sensor_w = 1280, .sensor_h = 1024, .max_image_w = 640, .max_image_h = 512, .max_fps = 30, .reg_val = MT9M111_RM_LOW_POWER_RD | MT9M111_RM_COL_SKIP_2X | MT9M111_RM_ROW_SKIP_2X, .reg_mask = MT9M111_RM_PWR_MASK | MT9M111_RM_SKIP2_MASK, }, }; /* Find a data format by a pixel code */ static const struct mt9m111_datafmt *mt9m111_find_datafmt(struct mt9m111 *mt9m111, u32 code) { int i; for (i = 0; i < ARRAY_SIZE(mt9m111_colour_fmts); i++) if (mt9m111_colour_fmts[i].code == code) return mt9m111_colour_fmts + i; return mt9m111->fmt; } static struct mt9m111 *to_mt9m111(const struct i2c_client *client) { return container_of(i2c_get_clientdata(client), struct mt9m111, subdev); } static int reg_page_map_set(struct i2c_client *client, const u16 reg) { int ret; u16 page; struct mt9m111 *mt9m111 = to_mt9m111(client); page = (reg >> 8); if (page == mt9m111->lastpage) return 0; if (page > 2) return -EINVAL; ret = i2c_smbus_write_word_swapped(client, MT9M111_PAGE_MAP, page); if (!ret) mt9m111->lastpage = page; return ret; } static int mt9m111_reg_read(struct i2c_client *client, const u16 reg) { int ret; ret = reg_page_map_set(client, reg); if (!ret) ret = i2c_smbus_read_word_swapped(client, reg & 0xff); dev_dbg(&client->dev, "read reg.%03x -> %04x\n", reg, ret); return ret; } static int mt9m111_reg_write(struct i2c_client *client, const u16 reg, const u16 data) { int ret; ret = reg_page_map_set(client, reg); if (!ret) ret = i2c_smbus_write_word_swapped(client, reg & 0xff, data); dev_dbg(&client->dev, "write reg.%03x = %04x -> %d\n", reg, data, ret); return ret; } static int mt9m111_reg_set(struct i2c_client *client, const u16 reg, const u16 data) { int ret; ret = mt9m111_reg_read(client, reg); if (ret >= 0) ret = mt9m111_reg_write(client, reg, ret | data); return ret; } static int mt9m111_reg_clear(struct i2c_client *client, const u16 reg, const u16 data) { int ret; ret = mt9m111_reg_read(client, reg); if (ret >= 0) ret = mt9m111_reg_write(client, reg, ret & ~data); return ret; } static int mt9m111_reg_mask(struct i2c_client *client, const u16 reg, const u16 data, const u16 mask) { int ret; ret = mt9m111_reg_read(client, reg); if (ret >= 0) ret = mt9m111_reg_write(client, reg, (ret & ~mask) | data); return ret; } static int mt9m111_set_context(struct mt9m111 *mt9m111, struct mt9m111_context *ctx) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); return reg_write(CONTEXT_CONTROL, ctx->control); } static int mt9m111_setup_rect_ctx(struct mt9m111 *mt9m111, struct mt9m111_context *ctx, struct v4l2_rect *rect, unsigned int width, unsigned int height) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); int ret = mt9m111_reg_write(client, ctx->reducer_xzoom, rect->width); if (!ret) ret = mt9m111_reg_write(client, ctx->reducer_yzoom, rect->height); if (!ret) ret = mt9m111_reg_write(client, ctx->reducer_xsize, width); if (!ret) ret = mt9m111_reg_write(client, ctx->reducer_ysize, height); return ret; } static int mt9m111_setup_geometry(struct mt9m111 *mt9m111, struct v4l2_rect *rect, int width, int height, u32 code) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); int ret; ret = reg_write(COLUMN_START, rect->left); if (!ret) ret = reg_write(ROW_START, rect->top); if (!ret) ret = reg_write(WINDOW_WIDTH, rect->width); if (!ret) ret = reg_write(WINDOW_HEIGHT, rect->height); if (code != MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE) { /* IFP in use, down-scaling possible */ if (!ret) ret = mt9m111_setup_rect_ctx(mt9m111, &context_b, rect, width, height); if (!ret) ret = mt9m111_setup_rect_ctx(mt9m111, &context_a, rect, width, height); } dev_dbg(&client->dev, "%s(%x): %ux%u@%u:%u -> %ux%u = %d\n", __func__, code, rect->width, rect->height, rect->left, rect->top, width, height, ret); return ret; } static int mt9m111_enable(struct mt9m111 *mt9m111) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); return reg_write(RESET, MT9M111_RESET_CHIP_ENABLE); } static int mt9m111_reset(struct mt9m111 *mt9m111) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); int ret; ret = reg_set(RESET, MT9M111_RESET_RESET_MODE); if (!ret) ret = reg_set(RESET, MT9M111_RESET_RESET_SOC); if (!ret) ret = reg_clear(RESET, MT9M111_RESET_RESET_MODE | MT9M111_RESET_RESET_SOC); return ret; } static int mt9m111_set_selection(struct v4l2_subdev *sd, struct v4l2_subdev_pad_config *cfg, struct v4l2_subdev_selection *sel) { struct i2c_client *client = v4l2_get_subdevdata(sd); struct mt9m111 *mt9m111 = to_mt9m111(client); struct v4l2_rect rect = sel->r; int width, height; int ret, align = 0; if (sel->which != V4L2_SUBDEV_FORMAT_ACTIVE || sel->target != V4L2_SEL_TGT_CROP) return -EINVAL; if (mt9m111->fmt->code == MEDIA_BUS_FMT_SBGGR8_1X8 || mt9m111->fmt->code == MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE) { /* Bayer format - even size lengths */ align = 1; /* Let the user play with the starting pixel */ } /* FIXME: the datasheet doesn't specify minimum sizes */ v4l_bound_align_image(&rect.width, 2, MT9M111_MAX_WIDTH, align, &rect.height, 2, MT9M111_MAX_HEIGHT, align, 0); rect.left = clamp(rect.left, MT9M111_MIN_DARK_COLS, MT9M111_MIN_DARK_COLS + MT9M111_MAX_WIDTH - (__s32)rect.width); rect.top = clamp(rect.top, MT9M111_MIN_DARK_ROWS, MT9M111_MIN_DARK_ROWS + MT9M111_MAX_HEIGHT - (__s32)rect.height); width = min(mt9m111->width, rect.width); height = min(mt9m111->height, rect.height); ret = mt9m111_setup_geometry(mt9m111, &rect, width, height, mt9m111->fmt->code); if (!ret) { mt9m111->rect = rect; mt9m111->width = width; mt9m111->height = height; } return ret; } static int mt9m111_get_selection(struct v4l2_subdev *sd, struct v4l2_subdev_pad_config *cfg, struct v4l2_subdev_selection *sel) { struct i2c_client *client = v4l2_get_subdevdata(sd); struct mt9m111 *mt9m111 = to_mt9m111(client); if (sel->which != V4L2_SUBDEV_FORMAT_ACTIVE) return -EINVAL; switch (sel->target) { case V4L2_SEL_TGT_CROP_BOUNDS: sel->r.left = MT9M111_MIN_DARK_COLS; sel->r.top = MT9M111_MIN_DARK_ROWS; sel->r.width = MT9M111_MAX_WIDTH; sel->r.height = MT9M111_MAX_HEIGHT; return 0; case V4L2_SEL_TGT_CROP: sel->r = mt9m111->rect; return 0; default: return -EINVAL; } } static int mt9m111_get_fmt(struct v4l2_subdev *sd, struct v4l2_subdev_pad_config *cfg, struct v4l2_subdev_format *format) { struct v4l2_mbus_framefmt *mf = &format->format; struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev); if (format->pad) return -EINVAL; if (format->which == V4L2_SUBDEV_FORMAT_TRY) { #ifdef CONFIG_VIDEO_V4L2_SUBDEV_API mf = v4l2_subdev_get_try_format(sd, cfg, format->pad); format->format = *mf; return 0; #else return -EINVAL; #endif } mf->width = mt9m111->width; mf->height = mt9m111->height; mf->code = mt9m111->fmt->code; mf->colorspace = mt9m111->fmt->colorspace; mf->field = V4L2_FIELD_NONE; mf->ycbcr_enc = V4L2_YCBCR_ENC_DEFAULT; mf->quantization = V4L2_QUANTIZATION_DEFAULT; mf->xfer_func = V4L2_XFER_FUNC_DEFAULT; return 0; } static int mt9m111_set_pixfmt(struct mt9m111 *mt9m111, u32 code) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); u16 data_outfmt2, mask_outfmt2 = MT9M111_OUTFMT_PROCESSED_BAYER | MT9M111_OUTFMT_BYPASS_IFP | MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565 | MT9M111_OUTFMT_RGB555 | MT9M111_OUTFMT_RGB444x | MT9M111_OUTFMT_RGBx444 | MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN | MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B; int ret; switch (code) { case MEDIA_BUS_FMT_SBGGR8_1X8: data_outfmt2 = MT9M111_OUTFMT_PROCESSED_BAYER | MT9M111_OUTFMT_RGB; break; case MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE: data_outfmt2 = MT9M111_OUTFMT_BYPASS_IFP | MT9M111_OUTFMT_RGB; break; case MEDIA_BUS_FMT_RGB555_2X8_PADHI_LE: data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB555 | MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN; break; case MEDIA_BUS_FMT_RGB555_2X8_PADHI_BE: data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB555; break; case MEDIA_BUS_FMT_RGB565_2X8_LE: data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565 | MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN; break; case MEDIA_BUS_FMT_RGB565_2X8_BE: data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565; break; case MEDIA_BUS_FMT_BGR565_2X8_BE: data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565 | MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B; break; case MEDIA_BUS_FMT_BGR565_2X8_LE: data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565 | MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN | MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B; break; case MEDIA_BUS_FMT_UYVY8_2X8: data_outfmt2 = 0; break; case MEDIA_BUS_FMT_VYUY8_2X8: data_outfmt2 = MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B; break; case MEDIA_BUS_FMT_YUYV8_2X8: data_outfmt2 = MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN; break; case MEDIA_BUS_FMT_YVYU8_2X8: data_outfmt2 = MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN | MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B; break; default: dev_err(&client->dev, "Pixel format not handled: %x\n", code); return -EINVAL; } /* receiver samples on falling edge, chip-hw default is rising */ if (mt9m111->pclk_sample == 0) mask_outfmt2 |= MT9M111_OUTFMT_INV_PIX_CLOCK; ret = mt9m111_reg_mask(client, context_a.output_fmt_ctrl2, data_outfmt2, mask_outfmt2); if (!ret) ret = mt9m111_reg_mask(client, context_b.output_fmt_ctrl2, data_outfmt2, mask_outfmt2); return ret; } static int mt9m111_set_fmt(struct v4l2_subdev *sd, struct v4l2_subdev_pad_config *cfg, struct v4l2_subdev_format *format) { struct v4l2_mbus_framefmt *mf = &format->format; struct i2c_client *client = v4l2_get_subdevdata(sd); struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev); const struct mt9m111_datafmt *fmt; struct v4l2_rect *rect = &mt9m111->rect; bool bayer; int ret; if (mt9m111->is_streaming) return -EBUSY; if (format->pad) return -EINVAL; fmt = mt9m111_find_datafmt(mt9m111, mf->code); bayer = fmt->code == MEDIA_BUS_FMT_SBGGR8_1X8 || fmt->code == MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE; /* * With Bayer format enforce even side lengths, but let the user play * with the starting pixel */ if (bayer) { rect->width = ALIGN(rect->width, 2); rect->height = ALIGN(rect->height, 2); } if (fmt->code == MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE) { /* IFP bypass mode, no scaling */ mf->width = rect->width; mf->height = rect->height; } else { /* No upscaling */ if (mf->width > rect->width) mf->width = rect->width; if (mf->height > rect->height) mf->height = rect->height; } dev_dbg(&client->dev, "%s(): %ux%u, code=%x\n", __func__, mf->width, mf->height, fmt->code); mf->code = fmt->code; mf->colorspace = fmt->colorspace; mf->field = V4L2_FIELD_NONE; mf->ycbcr_enc = V4L2_YCBCR_ENC_DEFAULT; mf->quantization = V4L2_QUANTIZATION_DEFAULT; mf->xfer_func = V4L2_XFER_FUNC_DEFAULT; if (format->which == V4L2_SUBDEV_FORMAT_TRY) { cfg->try_fmt = *mf; return 0; } ret = mt9m111_setup_geometry(mt9m111, rect, mf->width, mf->height, mf->code); if (!ret) ret = mt9m111_set_pixfmt(mt9m111, mf->code); if (!ret) { mt9m111->width = mf->width; mt9m111->height = mf->height; mt9m111->fmt = fmt; } return ret; } static const struct mt9m111_mode_info * mt9m111_find_mode(struct mt9m111 *mt9m111, unsigned int req_fps, unsigned int width, unsigned int height) { const struct mt9m111_mode_info *mode; struct v4l2_rect *sensor_rect = &mt9m111->rect; unsigned int gap, gap_best = (unsigned int) -1; int i, best_gap_idx = MT9M111_MODE_SXGA_15FPS; bool skip_30fps = false; /* * The fps selection is based on the row, column skipping mechanism. * So ensure that the sensor window is set to default else the fps * aren't calculated correctly within the sensor hw. */ if (sensor_rect->width != MT9M111_MAX_WIDTH || sensor_rect->height != MT9M111_MAX_HEIGHT) { dev_info(mt9m111->subdev.dev, "Framerate selection is not supported for cropped " "images\n"); return NULL; } /* 30fps only supported for images not exceeding 640x512 */ if (width > MT9M111_MAX_WIDTH / 2 || height > MT9M111_MAX_HEIGHT / 2) { dev_dbg(mt9m111->subdev.dev, "Framerates > 15fps are supported only for images " "not exceeding 640x512\n"); skip_30fps = true; } /* find best matched fps */ for (i = 0; i < MT9M111_NUM_MODES; i++) { unsigned int fps = mt9m111_mode_data[i].max_fps; if (fps == 30 && skip_30fps) continue; gap = abs(fps - req_fps); if (gap < gap_best) { best_gap_idx = i; gap_best = gap; } } /* * Use context a/b default timing values instead of calculate blanking * timing values. */ mode = &mt9m111_mode_data[best_gap_idx]; mt9m111->ctx = (best_gap_idx == MT9M111_MODE_QSXGA_30FPS) ? &context_a : &context_b; return mode; } #ifdef CONFIG_VIDEO_ADV_DEBUG static int mt9m111_g_register(struct v4l2_subdev *sd, struct v4l2_dbg_register *reg) { struct i2c_client *client = v4l2_get_subdevdata(sd); int val; if (reg->reg > 0x2ff) return -EINVAL; val = mt9m111_reg_read(client, reg->reg); reg->size = 2; reg->val = (u64)val; if (reg->val > 0xffff) return -EIO; return 0; } static int mt9m111_s_register(struct v4l2_subdev *sd, const struct v4l2_dbg_register *reg) { struct i2c_client *client = v4l2_get_subdevdata(sd); if (reg->reg > 0x2ff) return -EINVAL; if (mt9m111_reg_write(client, reg->reg, reg->val) < 0) return -EIO; return 0; } #endif static int mt9m111_set_flip(struct mt9m111 *mt9m111, int flip, int mask) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); int ret; if (flip) ret = mt9m111_reg_set(client, mt9m111->ctx->read_mode, mask); else ret = mt9m111_reg_clear(client, mt9m111->ctx->read_mode, mask); return ret; } static int mt9m111_get_global_gain(struct mt9m111 *mt9m111) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); int data; data = reg_read(GLOBAL_GAIN); if (data >= 0) return (data & 0x2f) * (1 << ((data >> 10) & 1)) * (1 << ((data >> 9) & 1)); return data; } static int mt9m111_set_global_gain(struct mt9m111 *mt9m111, int gain) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); u16 val; if (gain > 63 * 2 * 2) return -EINVAL; if ((gain >= 64 * 2) && (gain < 63 * 2 * 2)) val = (1 << 10) | (1 << 9) | (gain / 4); else if ((gain >= 64) && (gain < 64 * 2)) val = (1 << 9) | (gain / 2); else val = gain; return reg_write(GLOBAL_GAIN, val); } static int mt9m111_set_autoexposure(struct mt9m111 *mt9m111, int val) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); if (val == V4L2_EXPOSURE_AUTO) return reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN); return reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN); } static int mt9m111_set_autowhitebalance(struct mt9m111 *mt9m111, int on) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); if (on) return reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN); return reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN); } static const char * const mt9m111_test_pattern_menu[] = { "Disabled", "Vertical monochrome gradient", "Flat color type 1", "Flat color type 2", "Flat color type 3", "Flat color type 4", "Flat color type 5", "Color bar", }; static int mt9m111_set_test_pattern(struct mt9m111 *mt9m111, int val) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); return mt9m111_reg_mask(client, MT9M111_TPG_CTRL, val, MT9M111_TPG_SEL_MASK); } static int mt9m111_set_colorfx(struct mt9m111 *mt9m111, int val) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); static const struct v4l2_control colorfx[] = { { V4L2_COLORFX_NONE, 0 }, { V4L2_COLORFX_BW, 1 }, { V4L2_COLORFX_SEPIA, 2 }, { V4L2_COLORFX_NEGATIVE, 3 }, { V4L2_COLORFX_SOLARIZATION, 4 }, }; int i; for (i = 0; i < ARRAY_SIZE(colorfx); i++) { if (colorfx[i].id == val) { return mt9m111_reg_mask(client, MT9M111_EFFECTS_MODE, colorfx[i].value, MT9M111_EFFECTS_MODE_MASK); } } return -EINVAL; } static int mt9m111_s_ctrl(struct v4l2_ctrl *ctrl) { struct mt9m111 *mt9m111 = container_of(ctrl->handler, struct mt9m111, hdl); switch (ctrl->id) { case V4L2_CID_VFLIP: return mt9m111_set_flip(mt9m111, ctrl->val, MT9M111_RMB_MIRROR_ROWS); case V4L2_CID_HFLIP: return mt9m111_set_flip(mt9m111, ctrl->val, MT9M111_RMB_MIRROR_COLS); case V4L2_CID_GAIN: return mt9m111_set_global_gain(mt9m111, ctrl->val); case V4L2_CID_EXPOSURE_AUTO: return mt9m111_set_autoexposure(mt9m111, ctrl->val); case V4L2_CID_AUTO_WHITE_BALANCE: return mt9m111_set_autowhitebalance(mt9m111, ctrl->val); case V4L2_CID_TEST_PATTERN: return mt9m111_set_test_pattern(mt9m111, ctrl->val); case V4L2_CID_COLORFX: return mt9m111_set_colorfx(mt9m111, ctrl->val); } return -EINVAL; } static int mt9m111_suspend(struct mt9m111 *mt9m111) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); int ret; v4l2_ctrl_s_ctrl(mt9m111->gain, mt9m111_get_global_gain(mt9m111)); ret = reg_set(RESET, MT9M111_RESET_RESET_MODE); if (!ret) ret = reg_set(RESET, MT9M111_RESET_RESET_SOC | MT9M111_RESET_OUTPUT_DISABLE | MT9M111_RESET_ANALOG_STANDBY); if (!ret) ret = reg_clear(RESET, MT9M111_RESET_CHIP_ENABLE); return ret; } static void mt9m111_restore_state(struct mt9m111 *mt9m111) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); mt9m111_set_context(mt9m111, mt9m111->ctx); mt9m111_set_pixfmt(mt9m111, mt9m111->fmt->code); mt9m111_setup_geometry(mt9m111, &mt9m111->rect, mt9m111->width, mt9m111->height, mt9m111->fmt->code); v4l2_ctrl_handler_setup(&mt9m111->hdl); mt9m111_reg_mask(client, mt9m111->ctx->read_mode, mt9m111->current_mode->reg_val, mt9m111->current_mode->reg_mask); } static int mt9m111_resume(struct mt9m111 *mt9m111) { int ret = mt9m111_enable(mt9m111); if (!ret) ret = mt9m111_reset(mt9m111); if (!ret) mt9m111_restore_state(mt9m111); return ret; } static int mt9m111_init(struct mt9m111 *mt9m111) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); int ret; ret = mt9m111_enable(mt9m111); if (!ret) ret = mt9m111_reset(mt9m111); if (!ret) ret = mt9m111_set_context(mt9m111, mt9m111->ctx); if (ret) dev_err(&client->dev, "mt9m111 init failed: %d\n", ret); return ret; } static int mt9m111_power_on(struct mt9m111 *mt9m111) { struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev); int ret; ret = v4l2_clk_enable(mt9m111->clk); if (ret < 0) return ret; ret = regulator_enable(mt9m111->regulator); if (ret < 0) goto out_clk_disable; ret = mt9m111_resume(mt9m111); if (ret < 0) goto out_regulator_disable; return 0; out_regulator_disable: regulator_disable(mt9m111->regulator); out_clk_disable: v4l2_clk_disable(mt9m111->clk); dev_err(&client->dev, "Failed to resume the sensor: %d\n", ret); return ret; } static void mt9m111_power_off(struct mt9m111 *mt9m111) { mt9m111_suspend(mt9m111); regulator_disable(mt9m111->regulator); v4l2_clk_disable(mt9m111->clk); } static int mt9m111_s_power(struct v4l2_subdev *sd, int on) { struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev); int ret = 0; mutex_lock(&mt9m111->power_lock); /* * If the power count is modified from 0 to != 0 or from != 0 to 0, * update the power state. */ if (mt9m111->power_count == !on) { if (on) ret = mt9m111_power_on(mt9m111); else mt9m111_power_off(mt9m111); } if (!ret) { /* Update the power count. */ mt9m111->power_count += on ? 1 : -1; WARN_ON(mt9m111->power_count < 0); } mutex_unlock(&mt9m111->power_lock); return ret; } static const struct v4l2_ctrl_ops mt9m111_ctrl_ops = { .s_ctrl = mt9m111_s_ctrl, }; static const struct v4l2_subdev_core_ops mt9m111_subdev_core_ops = { .s_power = mt9m111_s_power, .log_status = v4l2_ctrl_subdev_log_status, .subscribe_event = v4l2_ctrl_subdev_subscribe_event, .unsubscribe_event = v4l2_event_subdev_unsubscribe, #ifdef CONFIG_VIDEO_ADV_DEBUG .g_register = mt9m111_g_register, .s_register = mt9m111_s_register, #endif }; static int mt9m111_g_frame_interval(struct v4l2_subdev *sd, struct v4l2_subdev_frame_interval *fi) { struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev); fi->interval = mt9m111->frame_interval; return 0; } static int mt9m111_s_frame_interval(struct v4l2_subdev *sd, struct v4l2_subdev_frame_interval *fi) { struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev); const struct mt9m111_mode_info *mode; struct v4l2_fract *fract = &fi->interval; int fps; if (mt9m111->is_streaming) return -EBUSY; if (fi->pad != 0) return -EINVAL; if (fract->numerator == 0) { fract->denominator = 30; fract->numerator = 1; } fps = DIV_ROUND_CLOSEST(fract->denominator, fract->numerator); /* Find best fitting mode. Do not update the mode if no one was found. */ mode = mt9m111_find_mode(mt9m111, fps, mt9m111->width, mt9m111->height); if (!mode) return 0; if (mode->max_fps != fps) { fract->denominator = mode->max_fps; fract->numerator = 1; } mt9m111->current_mode = mode; mt9m111->frame_interval = fi->interval; return 0; } static int mt9m111_enum_mbus_code(struct v4l2_subdev *sd, struct v4l2_subdev_pad_config *cfg, struct v4l2_subdev_mbus_code_enum *code) { if (code->pad || code->index >= ARRAY_SIZE(mt9m111_colour_fmts)) return -EINVAL; code->code = mt9m111_colour_fmts[code->index].code; return 0; } static int mt9m111_s_stream(struct v4l2_subdev *sd, int enable) { struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev); mt9m111->is_streaming = !!enable; return 0; } static int mt9m111_init_cfg(struct v4l2_subdev *sd, struct v4l2_subdev_pad_config *cfg) { #ifdef CONFIG_VIDEO_V4L2_SUBDEV_API struct v4l2_mbus_framefmt *format = v4l2_subdev_get_try_format(sd, cfg, 0); format->width = MT9M111_MAX_WIDTH; format->height = MT9M111_MAX_HEIGHT; format->code = mt9m111_colour_fmts[0].code; format->colorspace = mt9m111_colour_fmts[0].colorspace; format->field = V4L2_FIELD_NONE; format->ycbcr_enc = V4L2_YCBCR_ENC_DEFAULT; format->quantization = V4L2_QUANTIZATION_DEFAULT; format->xfer_func = V4L2_XFER_FUNC_DEFAULT; #endif return 0; } static int mt9m111_g_mbus_config(struct v4l2_subdev *sd, struct v4l2_mbus_config *cfg) { struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev); cfg->flags = V4L2_MBUS_MASTER | V4L2_MBUS_HSYNC_ACTIVE_HIGH | V4L2_MBUS_VSYNC_ACTIVE_HIGH | V4L2_MBUS_DATA_ACTIVE_HIGH; cfg->flags |= mt9m111->pclk_sample ? V4L2_MBUS_PCLK_SAMPLE_RISING : V4L2_MBUS_PCLK_SAMPLE_FALLING; cfg->type = V4L2_MBUS_PARALLEL; return 0; } static const struct v4l2_subdev_video_ops mt9m111_subdev_video_ops = { .g_mbus_config = mt9m111_g_mbus_config, .s_stream = mt9m111_s_stream, .g_frame_interval = mt9m111_g_frame_interval, .s_frame_interval = mt9m111_s_frame_interval, }; static const struct v4l2_subdev_pad_ops mt9m111_subdev_pad_ops = { .init_cfg = mt9m111_init_cfg, .enum_mbus_code = mt9m111_enum_mbus_code, .get_selection = mt9m111_get_selection, .set_selection = mt9m111_set_selection, .get_fmt = mt9m111_get_fmt, .set_fmt = mt9m111_set_fmt, }; static const struct v4l2_subdev_ops mt9m111_subdev_ops = { .core = &mt9m111_subdev_core_ops, .video = &mt9m111_subdev_video_ops, .pad = &mt9m111_subdev_pad_ops, }; /* * Interface active, can use i2c. If it fails, it can indeed mean, that * this wasn't our capture interface, so, we wait for the right one */ static int mt9m111_video_probe(struct i2c_client *client) { struct mt9m111 *mt9m111 = to_mt9m111(client); s32 data; int ret; ret = mt9m111_s_power(&mt9m111->subdev, 1); if (ret < 0) return ret; data = reg_read(CHIP_VERSION); switch (data) { case 0x143a: /* MT9M111 or MT9M131 */ dev_info(&client->dev, "Detected a MT9M111/MT9M131 chip ID %x\n", data); break; case 0x148c: /* MT9M112 */ dev_info(&client->dev, "Detected a MT9M112 chip ID %x\n", data); break; default: dev_err(&client->dev, "No MT9M111/MT9M112/MT9M131 chip detected register read %x\n", data); ret = -ENODEV; goto done; } ret = mt9m111_init(mt9m111); if (ret) goto done; ret = v4l2_ctrl_handler_setup(&mt9m111->hdl); done: mt9m111_s_power(&mt9m111->subdev, 0); return ret; } static int mt9m111_probe_fw(struct i2c_client *client, struct mt9m111 *mt9m111) { struct v4l2_fwnode_endpoint bus_cfg = { .bus_type = V4L2_MBUS_PARALLEL }; struct fwnode_handle *np; int ret; np = fwnode_graph_get_next_endpoint(dev_fwnode(&client->dev), NULL); if (!np) return -EINVAL; ret = v4l2_fwnode_endpoint_parse(np, &bus_cfg); if (ret) goto out_put_fw; mt9m111->pclk_sample = !!(bus_cfg.bus.parallel.flags & V4L2_MBUS_PCLK_SAMPLE_RISING); out_put_fw: fwnode_handle_put(np); return ret; } static int mt9m111_probe(struct i2c_client *client) { struct mt9m111 *mt9m111; struct i2c_adapter *adapter = client->adapter; int ret; if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_WORD_DATA)) { dev_warn(&adapter->dev, "I2C-Adapter doesn't support I2C_FUNC_SMBUS_WORD\n"); return -EIO; } mt9m111 = devm_kzalloc(&client->dev, sizeof(struct mt9m111), GFP_KERNEL); if (!mt9m111) return -ENOMEM; if (dev_fwnode(&client->dev)) { ret = mt9m111_probe_fw(client, mt9m111); if (ret) return ret; } mt9m111->clk = v4l2_clk_get(&client->dev, "mclk"); if (IS_ERR(mt9m111->clk)) return PTR_ERR(mt9m111->clk); mt9m111->regulator = devm_regulator_get(&client->dev, "vdd"); if (IS_ERR(mt9m111->regulator)) { dev_err(&client->dev, "regulator not found: %ld\n", PTR_ERR(mt9m111->regulator)); return PTR_ERR(mt9m111->regulator); } /* Default HIGHPOWER context */ mt9m111->ctx = &context_b; v4l2_i2c_subdev_init(&mt9m111->subdev, client, &mt9m111_subdev_ops); mt9m111->subdev.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE | V4L2_SUBDEV_FL_HAS_EVENTS; v4l2_ctrl_handler_init(&mt9m111->hdl, 7); v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops, V4L2_CID_VFLIP, 0, 1, 1, 0); v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops, V4L2_CID_HFLIP, 0, 1, 1, 0); v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops, V4L2_CID_AUTO_WHITE_BALANCE, 0, 1, 1, 1); mt9m111->gain = v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops, V4L2_CID_GAIN, 0, 63 * 2 * 2, 1, 32); v4l2_ctrl_new_std_menu(&mt9m111->hdl, &mt9m111_ctrl_ops, V4L2_CID_EXPOSURE_AUTO, 1, 0, V4L2_EXPOSURE_AUTO); v4l2_ctrl_new_std_menu_items(&mt9m111->hdl, &mt9m111_ctrl_ops, V4L2_CID_TEST_PATTERN, ARRAY_SIZE(mt9m111_test_pattern_menu) - 1, 0, 0, mt9m111_test_pattern_menu); v4l2_ctrl_new_std_menu(&mt9m111->hdl, &mt9m111_ctrl_ops, V4L2_CID_COLORFX, V4L2_COLORFX_SOLARIZATION, ~(BIT(V4L2_COLORFX_NONE) | BIT(V4L2_COLORFX_BW) | BIT(V4L2_COLORFX_SEPIA) | BIT(V4L2_COLORFX_NEGATIVE) | BIT(V4L2_COLORFX_SOLARIZATION)), V4L2_COLORFX_NONE); mt9m111->subdev.ctrl_handler = &mt9m111->hdl; if (mt9m111->hdl.error) { ret = mt9m111->hdl.error; goto out_clkput; } #ifdef CONFIG_MEDIA_CONTROLLER mt9m111->pad.flags = MEDIA_PAD_FL_SOURCE; mt9m111->subdev.entity.function = MEDIA_ENT_F_CAM_SENSOR; ret = media_entity_pads_init(&mt9m111->subdev.entity, 1, &mt9m111->pad); if (ret < 0) goto out_hdlfree; #endif mt9m111->current_mode = &mt9m111_mode_data[MT9M111_MODE_SXGA_15FPS]; mt9m111->frame_interval.numerator = 1; mt9m111->frame_interval.denominator = mt9m111->current_mode->max_fps; /* Second stage probe - when a capture adapter is there */ mt9m111->rect.left = MT9M111_MIN_DARK_COLS; mt9m111->rect.top = MT9M111_MIN_DARK_ROWS; mt9m111->rect.width = MT9M111_MAX_WIDTH; mt9m111->rect.height = MT9M111_MAX_HEIGHT; mt9m111->width = mt9m111->rect.width; mt9m111->height = mt9m111->rect.height; mt9m111->fmt = &mt9m111_colour_fmts[0]; mt9m111->lastpage = -1; mutex_init(&mt9m111->power_lock); ret = mt9m111_video_probe(client); if (ret < 0) goto out_entityclean; mt9m111->subdev.dev = &client->dev; ret = v4l2_async_register_subdev(&mt9m111->subdev); if (ret < 0) goto out_entityclean; return 0; out_entityclean: #ifdef CONFIG_MEDIA_CONTROLLER media_entity_cleanup(&mt9m111->subdev.entity); out_hdlfree: #endif v4l2_ctrl_handler_free(&mt9m111->hdl); out_clkput: v4l2_clk_put(mt9m111->clk); return ret; } static int mt9m111_remove(struct i2c_client *client) { struct mt9m111 *mt9m111 = to_mt9m111(client); v4l2_async_unregister_subdev(&mt9m111->subdev); media_entity_cleanup(&mt9m111->subdev.entity); v4l2_clk_put(mt9m111->clk); v4l2_ctrl_handler_free(&mt9m111->hdl); return 0; } static const struct of_device_id mt9m111_of_match[] = { { .compatible = "micron,mt9m111", }, {}, }; MODULE_DEVICE_TABLE(of, mt9m111_of_match); static const struct i2c_device_id mt9m111_id[] = { { "mt9m111", 0 }, { } }; MODULE_DEVICE_TABLE(i2c, mt9m111_id); static struct i2c_driver mt9m111_i2c_driver = { .driver = { .name = "mt9m111", .of_match_table = of_match_ptr(mt9m111_of_match), }, .probe_new = mt9m111_probe, .remove = mt9m111_remove, .id_table = mt9m111_id, }; module_i2c_driver(mt9m111_i2c_driver); MODULE_DESCRIPTION("Micron/Aptina MT9M111/MT9M112/MT9M131 Camera driver"); MODULE_AUTHOR("Robert Jarzmik"); MODULE_LICENSE("GPL");
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1