Author | Tokens | Token Proportion | Commits | Commit Proportion |
---|---|---|---|---|
Jeykumar Sankaran | 190 | 49.74% | 1 | 5.26% |
Jessica Zhang | 41 | 10.73% | 1 | 5.26% |
Abhinav Kumar | 40 | 10.47% | 2 | 10.53% |
Dmitry Eremin-Solenikov | 35 | 9.16% | 4 | 21.05% |
Sean Paul | 25 | 6.54% | 3 | 15.79% |
Kalyan Thota | 18 | 4.71% | 1 | 5.26% |
Rob Clark | 16 | 4.19% | 3 | 15.79% |
Kuogee Hsieh | 10 | 2.62% | 1 | 5.26% |
Vinod Koul | 4 | 1.05% | 1 | 5.26% |
Mark Yacoub | 2 | 0.52% | 1 | 5.26% |
Thomas Gleixner | 1 | 0.26% | 1 | 5.26% |
Total | 382 | 19 |
/* SPDX-License-Identifier: GPL-2.0-only */ /* * Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved. * Copyright (c) 2015-2018, The Linux Foundation. All rights reserved. * Copyright (C) 2013 Red Hat * Author: Rob Clark <robdclark@gmail.com> */ #ifndef __DPU_ENCODER_H__ #define __DPU_ENCODER_H__ #include <drm/drm_crtc.h> #include "dpu_hw_mdss.h" #define DPU_ENCODER_FRAME_EVENT_DONE BIT(0) #define DPU_ENCODER_FRAME_EVENT_ERROR BIT(1) #define DPU_ENCODER_FRAME_EVENT_PANEL_DEAD BIT(2) #define DPU_ENCODER_FRAME_EVENT_IDLE BIT(3) #define IDLE_TIMEOUT (66 - 16/2) /** * struct msm_display_info - defines display properties * @intf_type: DRM_MODE_ENCODER_ type * @num_of_h_tiles: Number of horizontal tiles in case of split interface * @h_tile_instance: Controller instance used per tile. Number of elements is * based on num_of_h_tiles * @is_cmd_mode Boolean to indicate if the CMD mode is requested * @is_te_using_watchdog_timer: Boolean to indicate watchdog TE is * used instead of panel TE in cmd mode panels * @dsc: DSC configuration data for DSC-enabled displays */ struct msm_display_info { int intf_type; uint32_t num_of_h_tiles; uint32_t h_tile_instance[MAX_H_TILES_PER_DISPLAY]; bool is_cmd_mode; bool is_te_using_watchdog_timer; struct drm_dsc_config *dsc; }; /** * dpu_encoder_assign_crtc - Link the encoder to the crtc it's assigned to * @encoder: encoder pointer * @crtc: crtc pointer */ void dpu_encoder_assign_crtc(struct drm_encoder *encoder, struct drm_crtc *crtc); /** * dpu_encoder_toggle_vblank_for_crtc - Toggles vblank interrupts on or off if * the encoder is assigned to the given crtc * @encoder: encoder pointer * @crtc: crtc pointer * @enable: true if vblank should be enabled */ void dpu_encoder_toggle_vblank_for_crtc(struct drm_encoder *encoder, struct drm_crtc *crtc, bool enable); /** * dpu_encoder_register_frame_event_callback - provide callback to encoder that * will be called after the request is complete, or other events. * @encoder: encoder pointer * @cb: callback pointer, provide NULL to deregister * @data: user data provided to callback */ void dpu_encoder_register_frame_event_callback(struct drm_encoder *encoder, void (*cb)(void *, u32), void *data); /** * dpu_encoder_prepare_for_kickoff - schedule double buffer flip of the ctl * path (i.e. ctl flush and start) at next appropriate time. * Immediately: if no previous commit is outstanding. * Delayed: Block until next trigger can be issued. * @encoder: encoder pointer */ void dpu_encoder_prepare_for_kickoff(struct drm_encoder *encoder); /** * dpu_encoder_trigger_kickoff_pending - Clear the flush bits from previous * kickoff and trigger the ctl prepare progress for command mode display. * @encoder: encoder pointer */ void dpu_encoder_trigger_kickoff_pending(struct drm_encoder *encoder); /** * dpu_encoder_kickoff - trigger a double buffer flip of the ctl path * (i.e. ctl flush and start) immediately. * @encoder: encoder pointer */ void dpu_encoder_kickoff(struct drm_encoder *encoder); /** * dpu_encoder_wakeup_time - get the time of the next vsync */ int dpu_encoder_vsync_time(struct drm_encoder *drm_enc, ktime_t *wakeup_time); /** * dpu_encoder_wait_for_event - Waits for encoder events * @encoder: encoder pointer * @event: event to wait for * MSM_ENC_COMMIT_DONE - Wait for hardware to have flushed the current pending * frames to hardware at a vblank or ctl_start * Encoders will map this differently depending on the * panel type. * vid mode -> vsync_irq * cmd mode -> ctl_start * MSM_ENC_TX_COMPLETE - Wait for the hardware to transfer all the pixels to * the panel. Encoders will map this differently * depending on the panel type. * vid mode -> vsync_irq * cmd mode -> pp_done * Returns: 0 on success, -EWOULDBLOCK if already signaled, error otherwise */ int dpu_encoder_wait_for_event(struct drm_encoder *drm_encoder, enum msm_event_wait event); /* * dpu_encoder_get_intf_mode - get interface mode of the given encoder * @encoder: Pointer to drm encoder object */ enum dpu_intf_mode dpu_encoder_get_intf_mode(struct drm_encoder *encoder); /** * dpu_encoder_virt_runtime_resume - pm runtime resume the encoder configs * @encoder: encoder pointer */ void dpu_encoder_virt_runtime_resume(struct drm_encoder *encoder); /** * dpu_encoder_init - initialize virtual encoder object * @dev: Pointer to drm device structure * @disp_info: Pointer to display information structure * Returns: Pointer to newly created drm encoder */ struct drm_encoder *dpu_encoder_init( struct drm_device *dev, int drm_enc_mode); /** * dpu_encoder_setup - setup dpu_encoder for the display probed * @dev: Pointer to drm device structure * @enc: Pointer to the drm_encoder * @disp_info: Pointer to the display info */ int dpu_encoder_setup(struct drm_device *dev, struct drm_encoder *enc, struct msm_display_info *disp_info); /** * dpu_encoder_prepare_commit - prepare encoder at the very beginning of an * atomic commit, before any registers are written * @drm_enc: Pointer to previously created drm encoder structure */ void dpu_encoder_prepare_commit(struct drm_encoder *drm_enc); /** * dpu_encoder_set_idle_timeout - set the idle timeout for video * and command mode encoders. * @drm_enc: Pointer to previously created drm encoder structure * @idle_timeout: idle timeout duration in milliseconds */ void dpu_encoder_set_idle_timeout(struct drm_encoder *drm_enc, u32 idle_timeout); /** * dpu_encoder_get_linecount - get interface line count for the encoder. * @drm_enc: Pointer to previously created drm encoder structure */ int dpu_encoder_get_linecount(struct drm_encoder *drm_enc); /** * dpu_encoder_get_vsync_count - get vsync count for the encoder. * @drm_enc: Pointer to previously created drm encoder structure */ int dpu_encoder_get_vsync_count(struct drm_encoder *drm_enc); bool dpu_encoder_is_widebus_enabled(const struct drm_encoder *drm_enc); /** * dpu_encoder_get_crc_values_cnt - get number of physical encoders contained * in virtual encoder that can collect CRC values * @drm_enc: Pointer to previously created drm encoder structure * Returns: Number of physical encoders for given drm encoder */ int dpu_encoder_get_crc_values_cnt(const struct drm_encoder *drm_enc); /** * dpu_encoder_setup_misr - enable misr calculations * @drm_enc: Pointer to previously created drm encoder structure */ void dpu_encoder_setup_misr(const struct drm_encoder *drm_encoder); /** * dpu_encoder_get_crc - get the crc value from interface blocks * @drm_enc: Pointer to previously created drm encoder structure * Returns: 0 on success, error otherwise */ int dpu_encoder_get_crc(const struct drm_encoder *drm_enc, u32 *crcs, int pos); /** * dpu_encoder_use_dsc_merge - returns true if the encoder uses DSC merge topology. * @drm_enc: Pointer to previously created drm encoder structure */ bool dpu_encoder_use_dsc_merge(struct drm_encoder *drm_enc); /** * dpu_encoder_prepare_wb_job - prepare writeback job for the encoder. * @drm_enc: Pointer to previously created drm encoder structure * @job: Pointer to the current drm writeback job */ void dpu_encoder_prepare_wb_job(struct drm_encoder *drm_enc, struct drm_writeback_job *job); /** * dpu_encoder_cleanup_wb_job - cleanup writeback job for the encoder. * @drm_enc: Pointer to previously created drm encoder structure * @job: Pointer to the current drm writeback job */ void dpu_encoder_cleanup_wb_job(struct drm_encoder *drm_enc, struct drm_writeback_job *job); /** * dpu_encoder_is_valid_for_commit - check if encode has valid parameters for commit. * @drm_enc: Pointer to drm encoder structure */ bool dpu_encoder_is_valid_for_commit(struct drm_encoder *drm_enc); #endif /* __DPU_ENCODER_H__ */
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1