| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Andy Gross | 443 | 90.41% | 3 | 30.00% |
| Tomi Valkeinen | 37 | 7.55% | 3 | 30.00% |
| Laurent Pinchart | 5 | 1.02% | 1 | 10.00% |
| Rob Clark | 2 | 0.41% | 1 | 10.00% |
| caihuoqing | 2 | 0.41% | 1 | 10.00% |
| Peter Ujfalusi | 1 | 0.20% | 1 | 10.00% |
| Total | 490 | 10 |
/* SPDX-License-Identifier: GPL-2.0-only */ /* * Copyright (C) 2011 Texas Instruments Incorporated - https://www.ti.com/ * Author: Rob Clark <rob@ti.com> * Andy Gross <andy.gross@ti.com> */ #ifndef OMAP_DMM_PRIV_H #define OMAP_DMM_PRIV_H #define DMM_REVISION 0x000 #define DMM_HWINFO 0x004 #define DMM_LISA_HWINFO 0x008 #define DMM_DMM_SYSCONFIG 0x010 #define DMM_LISA_LOCK 0x01C #define DMM_LISA_MAP__0 0x040 #define DMM_LISA_MAP__1 0x044 #define DMM_TILER_HWINFO 0x208 #define DMM_TILER_OR__0 0x220 #define DMM_TILER_OR__1 0x224 #define DMM_PAT_HWINFO 0x408 #define DMM_PAT_GEOMETRY 0x40C #define DMM_PAT_CONFIG 0x410 #define DMM_PAT_VIEW__0 0x420 #define DMM_PAT_VIEW__1 0x424 #define DMM_PAT_VIEW_MAP__0 0x440 #define DMM_PAT_VIEW_MAP_BASE 0x460 #define DMM_PAT_IRQ_EOI 0x478 #define DMM_PAT_IRQSTATUS_RAW 0x480 #define DMM_PAT_IRQSTATUS 0x490 #define DMM_PAT_IRQENABLE_SET 0x4A0 #define DMM_PAT_IRQENABLE_CLR 0x4B0 #define DMM_PAT_STATUS__0 0x4C0 #define DMM_PAT_STATUS__1 0x4C4 #define DMM_PAT_STATUS__2 0x4C8 #define DMM_PAT_STATUS__3 0x4CC #define DMM_PAT_DESCR__0 0x500 #define DMM_PAT_DESCR__1 0x510 #define DMM_PAT_DESCR__2 0x520 #define DMM_PAT_DESCR__3 0x530 #define DMM_PEG_HWINFO 0x608 #define DMM_PEG_PRIO 0x620 #define DMM_PEG_PRIO_PAT 0x640 #define DMM_IRQSTAT_DST (1<<0) #define DMM_IRQSTAT_LST (1<<1) #define DMM_IRQSTAT_ERR_INV_DSC (1<<2) #define DMM_IRQSTAT_ERR_INV_DATA (1<<3) #define DMM_IRQSTAT_ERR_UPD_AREA (1<<4) #define DMM_IRQSTAT_ERR_UPD_CTRL (1<<5) #define DMM_IRQSTAT_ERR_UPD_DATA (1<<6) #define DMM_IRQSTAT_ERR_LUT_MISS (1<<7) #define DMM_IRQSTAT_ERR_MASK (DMM_IRQSTAT_ERR_INV_DSC | \ DMM_IRQSTAT_ERR_INV_DATA | \ DMM_IRQSTAT_ERR_UPD_AREA | \ DMM_IRQSTAT_ERR_UPD_CTRL | \ DMM_IRQSTAT_ERR_UPD_DATA | \ DMM_IRQSTAT_ERR_LUT_MISS) #define DMM_PATSTATUS_READY (1<<0) #define DMM_PATSTATUS_VALID (1<<1) #define DMM_PATSTATUS_RUN (1<<2) #define DMM_PATSTATUS_DONE (1<<3) #define DMM_PATSTATUS_LINKED (1<<4) #define DMM_PATSTATUS_BYPASSED (1<<7) #define DMM_PATSTATUS_ERR_INV_DESCR (1<<10) #define DMM_PATSTATUS_ERR_INV_DATA (1<<11) #define DMM_PATSTATUS_ERR_UPD_AREA (1<<12) #define DMM_PATSTATUS_ERR_UPD_CTRL (1<<13) #define DMM_PATSTATUS_ERR_UPD_DATA (1<<14) #define DMM_PATSTATUS_ERR_ACCESS (1<<15) /* note: don't treat DMM_PATSTATUS_ERR_ACCESS as an error */ #define DMM_PATSTATUS_ERR (DMM_PATSTATUS_ERR_INV_DESCR | \ DMM_PATSTATUS_ERR_INV_DATA | \ DMM_PATSTATUS_ERR_UPD_AREA | \ DMM_PATSTATUS_ERR_UPD_CTRL | \ DMM_PATSTATUS_ERR_UPD_DATA) enum { PAT_STATUS, PAT_DESCR }; struct pat_ctrl { u32 start:4; u32 dir:4; u32 lut_id:8; u32 sync:12; u32 ini:4; }; struct pat { u32 next_pa; struct pat_area area; struct pat_ctrl ctrl; u32 data_pa; }; #define DMM_FIXED_RETRY_COUNT 1000 /* create refill buffer big enough to refill all slots, plus 3 descriptors.. * 3 descriptors is probably the worst-case for # of 2d-slices in a 1d area, * but I guess you don't hit that worst case at the same time as full area * refill */ #define DESCR_SIZE 128 #define REFILL_BUFFER_SIZE ((4 * 128 * 256) + (3 * DESCR_SIZE)) /* For OMAP5, a fixed offset is added to all Y coordinates for 1D buffers. * This is used in programming to address the upper portion of the LUT */ #define OMAP5_LUT_OFFSET 128 struct dmm; struct dmm_txn { void *engine_handle; struct tcm *tcm; u8 *current_va; dma_addr_t current_pa; struct pat *last_pat; }; struct refill_engine { int id; struct dmm *dmm; struct tcm *tcm; u8 *refill_va; dma_addr_t refill_pa; /* only one trans per engine for now */ struct dmm_txn txn; bool async; struct completion compl; struct list_head idle_node; }; struct dmm_platform_data { u32 cpu_cache_flags; }; struct dmm { struct device *dev; dma_addr_t phys_base; void __iomem *base; int irq; struct page *dummy_page; dma_addr_t dummy_pa; void *refill_va; dma_addr_t refill_pa; /* refill engines */ wait_queue_head_t engine_queue; struct list_head idle_head; struct refill_engine *engines; int num_engines; atomic_t engine_counter; /* container information */ int container_width; int container_height; int lut_width; int lut_height; int num_lut; /* array of LUT - TCM containers */ struct tcm **tcm; /* allocation list and lock */ struct list_head alloc_head; const struct dmm_platform_data *plat_data; bool dmm_workaround; spinlock_t wa_lock; u32 *wa_dma_data; dma_addr_t wa_dma_handle; struct dma_chan *wa_dma_chan; }; #endif
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1