Author | Tokens | Token Proportion | Commits | Commit Proportion |
---|---|---|---|---|
Hanna Hawa | 761 | 99.74% | 1 | 50.00% |
Thomas Gleixner | 2 | 0.26% | 1 | 50.00% |
Total | 763 | 2 |
// SPDX-License-Identifier: GPL-2.0-or-later /* * Marvell Armada ap806 pinctrl driver based on mvebu pinctrl core * * Copyright (C) 2017 Marvell * * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> * Hanna Hawa <hannah@marvell.com> */ #include <linux/err.h> #include <linux/init.h> #include <linux/io.h> #include <linux/platform_device.h> #include <linux/of.h> #include <linux/of_device.h> #include <linux/pinctrl/pinctrl.h> #include "pinctrl-mvebu.h" static struct mvebu_mpp_mode armada_ap806_mpp_modes[] = { MPP_MODE(0, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "clk"), MPP_FUNCTION(3, "spi0", "clk")), MPP_MODE(1, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "cmd"), MPP_FUNCTION(3, "spi0", "miso")), MPP_MODE(2, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "d0"), MPP_FUNCTION(3, "spi0", "mosi")), MPP_MODE(3, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "d1"), MPP_FUNCTION(3, "spi0", "cs0n")), MPP_MODE(4, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "d2"), MPP_FUNCTION(3, "i2c0", "sda")), MPP_MODE(5, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "d3"), MPP_FUNCTION(3, "i2c0", "sdk")), MPP_MODE(6, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "ds")), MPP_MODE(7, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "d4"), MPP_FUNCTION(3, "uart1", "rxd")), MPP_MODE(8, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "d5"), MPP_FUNCTION(3, "uart1", "txd")), MPP_MODE(9, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "d6"), MPP_FUNCTION(3, "spi0", "cs1n")), MPP_MODE(10, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "d7")), MPP_MODE(11, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(3, "uart0", "txd")), MPP_MODE(12, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(1, "sdio", "pw_off"), MPP_FUNCTION(2, "sdio", "hw_rst")), MPP_MODE(13, MPP_FUNCTION(0, "gpio", NULL)), MPP_MODE(14, MPP_FUNCTION(0, "gpio", NULL)), MPP_MODE(15, MPP_FUNCTION(0, "gpio", NULL)), MPP_MODE(16, MPP_FUNCTION(0, "gpio", NULL)), MPP_MODE(17, MPP_FUNCTION(0, "gpio", NULL)), MPP_MODE(18, MPP_FUNCTION(0, "gpio", NULL)), MPP_MODE(19, MPP_FUNCTION(0, "gpio", NULL), MPP_FUNCTION(3, "uart0", "rxd"), MPP_FUNCTION(4, "sdio", "pw_off")), }; static struct mvebu_pinctrl_soc_info armada_ap806_pinctrl_info; static const struct of_device_id armada_ap806_pinctrl_of_match[] = { { .compatible = "marvell,ap806-pinctrl", }, { }, }; static const struct mvebu_mpp_ctrl armada_ap806_mpp_controls[] = { MPP_FUNC_CTRL(0, 19, NULL, mvebu_regmap_mpp_ctrl), }; static struct pinctrl_gpio_range armada_ap806_mpp_gpio_ranges[] = { MPP_GPIO_RANGE(0, 0, 0, 20), }; static int armada_ap806_pinctrl_probe(struct platform_device *pdev) { struct mvebu_pinctrl_soc_info *soc = &armada_ap806_pinctrl_info; const struct of_device_id *match = of_match_device(armada_ap806_pinctrl_of_match, &pdev->dev); if (!match || !pdev->dev.parent) return -ENODEV; soc->variant = 0; /* no variants for Armada AP806 */ soc->controls = armada_ap806_mpp_controls; soc->ncontrols = ARRAY_SIZE(armada_ap806_mpp_controls); soc->gpioranges = armada_ap806_mpp_gpio_ranges; soc->ngpioranges = ARRAY_SIZE(armada_ap806_mpp_gpio_ranges); soc->modes = armada_ap806_mpp_modes; soc->nmodes = armada_ap806_mpp_controls[0].npins; pdev->dev.platform_data = soc; return mvebu_pinctrl_simple_regmap_probe(pdev, pdev->dev.parent, 0); } static struct platform_driver armada_ap806_pinctrl_driver = { .driver = { .name = "armada-ap806-pinctrl", .of_match_table = of_match_ptr(armada_ap806_pinctrl_of_match), }, .probe = armada_ap806_pinctrl_probe, }; builtin_platform_driver(armada_ap806_pinctrl_driver);
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1