| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Hendrik Brueckner | 4121 | 64.33% | 6 | 35.29% |
| Thomas Richter | 2274 | 35.50% | 7 | 41.18% |
| André Wild | 4 | 0.06% | 1 | 5.88% |
| Heiko Carstens | 3 | 0.05% | 1 | 5.88% |
| Kees Cook | 3 | 0.05% | 1 | 5.88% |
| Greg Kroah-Hartman | 1 | 0.02% | 1 | 5.88% |
| Total | 6406 | 17 |
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904
// SPDX-License-Identifier: GPL-2.0 /* * Perf PMU sysfs events attributes for available CPU-measurement counters * */ #include <linux/slab.h> #include <linux/perf_event.h> #include <asm/cpu_mf.h> /* BEGIN: CPUM_CF COUNTER DEFINITIONS =================================== */ CPUMF_EVENT_ATTR(cf_fvn1, CPU_CYCLES, 0x0000); CPUMF_EVENT_ATTR(cf_fvn1, INSTRUCTIONS, 0x0001); CPUMF_EVENT_ATTR(cf_fvn1, L1I_DIR_WRITES, 0x0002); CPUMF_EVENT_ATTR(cf_fvn1, L1I_PENALTY_CYCLES, 0x0003); CPUMF_EVENT_ATTR(cf_fvn1, PROBLEM_STATE_CPU_CYCLES, 0x0020); CPUMF_EVENT_ATTR(cf_fvn1, PROBLEM_STATE_INSTRUCTIONS, 0x0021); CPUMF_EVENT_ATTR(cf_fvn1, PROBLEM_STATE_L1I_DIR_WRITES, 0x0022); CPUMF_EVENT_ATTR(cf_fvn1, PROBLEM_STATE_L1I_PENALTY_CYCLES, 0x0023); CPUMF_EVENT_ATTR(cf_fvn1, PROBLEM_STATE_L1D_DIR_WRITES, 0x0024); CPUMF_EVENT_ATTR(cf_fvn1, PROBLEM_STATE_L1D_PENALTY_CYCLES, 0x0025); CPUMF_EVENT_ATTR(cf_fvn1, L1D_DIR_WRITES, 0x0004); CPUMF_EVENT_ATTR(cf_fvn1, L1D_PENALTY_CYCLES, 0x0005); CPUMF_EVENT_ATTR(cf_fvn3, CPU_CYCLES, 0x0000); CPUMF_EVENT_ATTR(cf_fvn3, INSTRUCTIONS, 0x0001); CPUMF_EVENT_ATTR(cf_fvn3, L1I_DIR_WRITES, 0x0002); CPUMF_EVENT_ATTR(cf_fvn3, L1I_PENALTY_CYCLES, 0x0003); CPUMF_EVENT_ATTR(cf_fvn3, PROBLEM_STATE_CPU_CYCLES, 0x0020); CPUMF_EVENT_ATTR(cf_fvn3, PROBLEM_STATE_INSTRUCTIONS, 0x0021); CPUMF_EVENT_ATTR(cf_fvn3, L1D_DIR_WRITES, 0x0004); CPUMF_EVENT_ATTR(cf_fvn3, L1D_PENALTY_CYCLES, 0x0005); CPUMF_EVENT_ATTR(cf_svn_12345, PRNG_FUNCTIONS, 0x0040); CPUMF_EVENT_ATTR(cf_svn_12345, PRNG_CYCLES, 0x0041); CPUMF_EVENT_ATTR(cf_svn_12345, PRNG_BLOCKED_FUNCTIONS, 0x0042); CPUMF_EVENT_ATTR(cf_svn_12345, PRNG_BLOCKED_CYCLES, 0x0043); CPUMF_EVENT_ATTR(cf_svn_12345, SHA_FUNCTIONS, 0x0044); CPUMF_EVENT_ATTR(cf_svn_12345, SHA_CYCLES, 0x0045); CPUMF_EVENT_ATTR(cf_svn_12345, SHA_BLOCKED_FUNCTIONS, 0x0046); CPUMF_EVENT_ATTR(cf_svn_12345, SHA_BLOCKED_CYCLES, 0x0047); CPUMF_EVENT_ATTR(cf_svn_12345, DEA_FUNCTIONS, 0x0048); CPUMF_EVENT_ATTR(cf_svn_12345, DEA_CYCLES, 0x0049); CPUMF_EVENT_ATTR(cf_svn_12345, DEA_BLOCKED_FUNCTIONS, 0x004a); CPUMF_EVENT_ATTR(cf_svn_12345, DEA_BLOCKED_CYCLES, 0x004b); CPUMF_EVENT_ATTR(cf_svn_12345, AES_FUNCTIONS, 0x004c); CPUMF_EVENT_ATTR(cf_svn_12345, AES_CYCLES, 0x004d); CPUMF_EVENT_ATTR(cf_svn_12345, AES_BLOCKED_FUNCTIONS, 0x004e); CPUMF_EVENT_ATTR(cf_svn_12345, AES_BLOCKED_CYCLES, 0x004f); CPUMF_EVENT_ATTR(cf_svn_6, ECC_FUNCTION_COUNT, 0x0050); CPUMF_EVENT_ATTR(cf_svn_6, ECC_CYCLES_COUNT, 0x0051); CPUMF_EVENT_ATTR(cf_svn_6, ECC_BLOCKED_FUNCTION_COUNT, 0x0052); CPUMF_EVENT_ATTR(cf_svn_6, ECC_BLOCKED_CYCLES_COUNT, 0x0053); CPUMF_EVENT_ATTR(cf_z10, L1I_L2_SOURCED_WRITES, 0x0080); CPUMF_EVENT_ATTR(cf_z10, L1D_L2_SOURCED_WRITES, 0x0081); CPUMF_EVENT_ATTR(cf_z10, L1I_L3_LOCAL_WRITES, 0x0082); CPUMF_EVENT_ATTR(cf_z10, L1D_L3_LOCAL_WRITES, 0x0083); CPUMF_EVENT_ATTR(cf_z10, L1I_L3_REMOTE_WRITES, 0x0084); CPUMF_EVENT_ATTR(cf_z10, L1D_L3_REMOTE_WRITES, 0x0085); CPUMF_EVENT_ATTR(cf_z10, L1D_LMEM_SOURCED_WRITES, 0x0086); CPUMF_EVENT_ATTR(cf_z10, L1I_LMEM_SOURCED_WRITES, 0x0087); CPUMF_EVENT_ATTR(cf_z10, L1D_RO_EXCL_WRITES, 0x0088); CPUMF_EVENT_ATTR(cf_z10, L1I_CACHELINE_INVALIDATES, 0x0089); CPUMF_EVENT_ATTR(cf_z10, ITLB1_WRITES, 0x008a); CPUMF_EVENT_ATTR(cf_z10, DTLB1_WRITES, 0x008b); CPUMF_EVENT_ATTR(cf_z10, TLB2_PTE_WRITES, 0x008c); CPUMF_EVENT_ATTR(cf_z10, TLB2_CRSTE_WRITES, 0x008d); CPUMF_EVENT_ATTR(cf_z10, TLB2_CRSTE_HPAGE_WRITES, 0x008e); CPUMF_EVENT_ATTR(cf_z10, ITLB1_MISSES, 0x0091); CPUMF_EVENT_ATTR(cf_z10, DTLB1_MISSES, 0x0092); CPUMF_EVENT_ATTR(cf_z10, L2C_STORES_SENT, 0x0093); CPUMF_EVENT_ATTR(cf_z196, L1D_L2_SOURCED_WRITES, 0x0080); CPUMF_EVENT_ATTR(cf_z196, L1I_L2_SOURCED_WRITES, 0x0081); CPUMF_EVENT_ATTR(cf_z196, DTLB1_MISSES, 0x0082); CPUMF_EVENT_ATTR(cf_z196, ITLB1_MISSES, 0x0083); CPUMF_EVENT_ATTR(cf_z196, L2C_STORES_SENT, 0x0085); CPUMF_EVENT_ATTR(cf_z196, L1D_OFFBOOK_L3_SOURCED_WRITES, 0x0086); CPUMF_EVENT_ATTR(cf_z196, L1D_ONBOOK_L4_SOURCED_WRITES, 0x0087); CPUMF_EVENT_ATTR(cf_z196, L1I_ONBOOK_L4_SOURCED_WRITES, 0x0088); CPUMF_EVENT_ATTR(cf_z196, L1D_RO_EXCL_WRITES, 0x0089); CPUMF_EVENT_ATTR(cf_z196, L1D_OFFBOOK_L4_SOURCED_WRITES, 0x008a); CPUMF_EVENT_ATTR(cf_z196, L1I_OFFBOOK_L4_SOURCED_WRITES, 0x008b); CPUMF_EVENT_ATTR(cf_z196, DTLB1_HPAGE_WRITES, 0x008c); CPUMF_EVENT_ATTR(cf_z196, L1D_LMEM_SOURCED_WRITES, 0x008d); CPUMF_EVENT_ATTR(cf_z196, L1I_LMEM_SOURCED_WRITES, 0x008e); CPUMF_EVENT_ATTR(cf_z196, L1I_OFFBOOK_L3_SOURCED_WRITES, 0x008f); CPUMF_EVENT_ATTR(cf_z196, DTLB1_WRITES, 0x0090); CPUMF_EVENT_ATTR(cf_z196, ITLB1_WRITES, 0x0091); CPUMF_EVENT_ATTR(cf_z196, TLB2_PTE_WRITES, 0x0092); CPUMF_EVENT_ATTR(cf_z196, TLB2_CRSTE_HPAGE_WRITES, 0x0093); CPUMF_EVENT_ATTR(cf_z196, TLB2_CRSTE_WRITES, 0x0094); CPUMF_EVENT_ATTR(cf_z196, L1D_ONCHIP_L3_SOURCED_WRITES, 0x0096); CPUMF_EVENT_ATTR(cf_z196, L1D_OFFCHIP_L3_SOURCED_WRITES, 0x0098); CPUMF_EVENT_ATTR(cf_z196, L1I_ONCHIP_L3_SOURCED_WRITES, 0x0099); CPUMF_EVENT_ATTR(cf_z196, L1I_OFFCHIP_L3_SOURCED_WRITES, 0x009b); CPUMF_EVENT_ATTR(cf_zec12, DTLB1_MISSES, 0x0080); CPUMF_EVENT_ATTR(cf_zec12, ITLB1_MISSES, 0x0081); CPUMF_EVENT_ATTR(cf_zec12, L1D_L2I_SOURCED_WRITES, 0x0082); CPUMF_EVENT_ATTR(cf_zec12, L1I_L2I_SOURCED_WRITES, 0x0083); CPUMF_EVENT_ATTR(cf_zec12, L1D_L2D_SOURCED_WRITES, 0x0084); CPUMF_EVENT_ATTR(cf_zec12, DTLB1_WRITES, 0x0085); CPUMF_EVENT_ATTR(cf_zec12, L1D_LMEM_SOURCED_WRITES, 0x0087); CPUMF_EVENT_ATTR(cf_zec12, L1I_LMEM_SOURCED_WRITES, 0x0089); CPUMF_EVENT_ATTR(cf_zec12, L1D_RO_EXCL_WRITES, 0x008a); CPUMF_EVENT_ATTR(cf_zec12, DTLB1_HPAGE_WRITES, 0x008b); CPUMF_EVENT_ATTR(cf_zec12, ITLB1_WRITES, 0x008c); CPUMF_EVENT_ATTR(cf_zec12, TLB2_PTE_WRITES, 0x008d); CPUMF_EVENT_ATTR(cf_zec12, TLB2_CRSTE_HPAGE_WRITES, 0x008e); CPUMF_EVENT_ATTR(cf_zec12, TLB2_CRSTE_WRITES, 0x008f); CPUMF_EVENT_ATTR(cf_zec12, L1D_ONCHIP_L3_SOURCED_WRITES, 0x0090); CPUMF_EVENT_ATTR(cf_zec12, L1D_OFFCHIP_L3_SOURCED_WRITES, 0x0091); CPUMF_EVENT_ATTR(cf_zec12, L1D_OFFBOOK_L3_SOURCED_WRITES, 0x0092); CPUMF_EVENT_ATTR(cf_zec12, L1D_ONBOOK_L4_SOURCED_WRITES, 0x0093); CPUMF_EVENT_ATTR(cf_zec12, L1D_OFFBOOK_L4_SOURCED_WRITES, 0x0094); CPUMF_EVENT_ATTR(cf_zec12, TX_NC_TEND, 0x0095); CPUMF_EVENT_ATTR(cf_zec12, L1D_ONCHIP_L3_SOURCED_WRITES_IV, 0x0096); CPUMF_EVENT_ATTR(cf_zec12, L1D_OFFCHIP_L3_SOURCED_WRITES_IV, 0x0097); CPUMF_EVENT_ATTR(cf_zec12, L1D_OFFBOOK_L3_SOURCED_WRITES_IV, 0x0098); CPUMF_EVENT_ATTR(cf_zec12, L1I_ONCHIP_L3_SOURCED_WRITES, 0x0099); CPUMF_EVENT_ATTR(cf_zec12, L1I_OFFCHIP_L3_SOURCED_WRITES, 0x009a); CPUMF_EVENT_ATTR(cf_zec12, L1I_OFFBOOK_L3_SOURCED_WRITES, 0x009b); CPUMF_EVENT_ATTR(cf_zec12, L1I_ONBOOK_L4_SOURCED_WRITES, 0x009c); CPUMF_EVENT_ATTR(cf_zec12, L1I_OFFBOOK_L4_SOURCED_WRITES, 0x009d); CPUMF_EVENT_ATTR(cf_zec12, TX_C_TEND, 0x009e); CPUMF_EVENT_ATTR(cf_zec12, L1I_ONCHIP_L3_SOURCED_WRITES_IV, 0x009f); CPUMF_EVENT_ATTR(cf_zec12, L1I_OFFCHIP_L3_SOURCED_WRITES_IV, 0x00a0); CPUMF_EVENT_ATTR(cf_zec12, L1I_OFFBOOK_L3_SOURCED_WRITES_IV, 0x00a1); CPUMF_EVENT_ATTR(cf_zec12, TX_NC_TABORT, 0x00b1); CPUMF_EVENT_ATTR(cf_zec12, TX_C_TABORT_NO_SPECIAL, 0x00b2); CPUMF_EVENT_ATTR(cf_zec12, TX_C_TABORT_SPECIAL, 0x00b3); CPUMF_EVENT_ATTR(cf_z13, L1D_RO_EXCL_WRITES, 0x0080); CPUMF_EVENT_ATTR(cf_z13, DTLB1_WRITES, 0x0081); CPUMF_EVENT_ATTR(cf_z13, DTLB1_MISSES, 0x0082); CPUMF_EVENT_ATTR(cf_z13, DTLB1_HPAGE_WRITES, 0x0083); CPUMF_EVENT_ATTR(cf_z13, DTLB1_GPAGE_WRITES, 0x0084); CPUMF_EVENT_ATTR(cf_z13, L1D_L2D_SOURCED_WRITES, 0x0085); CPUMF_EVENT_ATTR(cf_z13, ITLB1_WRITES, 0x0086); CPUMF_EVENT_ATTR(cf_z13, ITLB1_MISSES, 0x0087); CPUMF_EVENT_ATTR(cf_z13, L1I_L2I_SOURCED_WRITES, 0x0088); CPUMF_EVENT_ATTR(cf_z13, TLB2_PTE_WRITES, 0x0089); CPUMF_EVENT_ATTR(cf_z13, TLB2_CRSTE_HPAGE_WRITES, 0x008a); CPUMF_EVENT_ATTR(cf_z13, TLB2_CRSTE_WRITES, 0x008b); CPUMF_EVENT_ATTR(cf_z13, TX_C_TEND, 0x008c); CPUMF_EVENT_ATTR(cf_z13, TX_NC_TEND, 0x008d); CPUMF_EVENT_ATTR(cf_z13, L1C_TLB1_MISSES, 0x008f); CPUMF_EVENT_ATTR(cf_z13, L1D_ONCHIP_L3_SOURCED_WRITES, 0x0090); CPUMF_EVENT_ATTR(cf_z13, L1D_ONCHIP_L3_SOURCED_WRITES_IV, 0x0091); CPUMF_EVENT_ATTR(cf_z13, L1D_ONNODE_L4_SOURCED_WRITES, 0x0092); CPUMF_EVENT_ATTR(cf_z13, L1D_ONNODE_L3_SOURCED_WRITES_IV, 0x0093); CPUMF_EVENT_ATTR(cf_z13, L1D_ONNODE_L3_SOURCED_WRITES, 0x0094); CPUMF_EVENT_ATTR(cf_z13, L1D_ONDRAWER_L4_SOURCED_WRITES, 0x0095); CPUMF_EVENT_ATTR(cf_z13, L1D_ONDRAWER_L3_SOURCED_WRITES_IV, 0x0096); CPUMF_EVENT_ATTR(cf_z13, L1D_ONDRAWER_L3_SOURCED_WRITES, 0x0097); CPUMF_EVENT_ATTR(cf_z13, L1D_OFFDRAWER_SCOL_L4_SOURCED_WRITES, 0x0098); CPUMF_EVENT_ATTR(cf_z13, L1D_OFFDRAWER_SCOL_L3_SOURCED_WRITES_IV, 0x0099); CPUMF_EVENT_ATTR(cf_z13, L1D_OFFDRAWER_SCOL_L3_SOURCED_WRITES, 0x009a); CPUMF_EVENT_ATTR(cf_z13, L1D_OFFDRAWER_FCOL_L4_SOURCED_WRITES, 0x009b); CPUMF_EVENT_ATTR(cf_z13, L1D_OFFDRAWER_FCOL_L3_SOURCED_WRITES_IV, 0x009c); CPUMF_EVENT_ATTR(cf_z13, L1D_OFFDRAWER_FCOL_L3_SOURCED_WRITES, 0x009d); CPUMF_EVENT_ATTR(cf_z13, L1D_ONNODE_MEM_SOURCED_WRITES, 0x009e); CPUMF_EVENT_ATTR(cf_z13, L1D_ONDRAWER_MEM_SOURCED_WRITES, 0x009f); CPUMF_EVENT_ATTR(cf_z13, L1D_OFFDRAWER_MEM_SOURCED_WRITES, 0x00a0); CPUMF_EVENT_ATTR(cf_z13, L1D_ONCHIP_MEM_SOURCED_WRITES, 0x00a1); CPUMF_EVENT_ATTR(cf_z13, L1I_ONCHIP_L3_SOURCED_WRITES, 0x00a2); CPUMF_EVENT_ATTR(cf_z13, L1I_ONCHIP_L3_SOURCED_WRITES_IV, 0x00a3); CPUMF_EVENT_ATTR(cf_z13, L1I_ONNODE_L4_SOURCED_WRITES, 0x00a4); CPUMF_EVENT_ATTR(cf_z13, L1I_ONNODE_L3_SOURCED_WRITES_IV, 0x00a5); CPUMF_EVENT_ATTR(cf_z13, L1I_ONNODE_L3_SOURCED_WRITES, 0x00a6); CPUMF_EVENT_ATTR(cf_z13, L1I_ONDRAWER_L4_SOURCED_WRITES, 0x00a7); CPUMF_EVENT_ATTR(cf_z13, L1I_ONDRAWER_L3_SOURCED_WRITES_IV, 0x00a8); CPUMF_EVENT_ATTR(cf_z13, L1I_ONDRAWER_L3_SOURCED_WRITES, 0x00a9); CPUMF_EVENT_ATTR(cf_z13, L1I_OFFDRAWER_SCOL_L4_SOURCED_WRITES, 0x00aa); CPUMF_EVENT_ATTR(cf_z13, L1I_OFFDRAWER_SCOL_L3_SOURCED_WRITES_IV, 0x00ab); CPUMF_EVENT_ATTR(cf_z13, L1I_OFFDRAWER_SCOL_L3_SOURCED_WRITES, 0x00ac); CPUMF_EVENT_ATTR(cf_z13, L1I_OFFDRAWER_FCOL_L4_SOURCED_WRITES, 0x00ad); CPUMF_EVENT_ATTR(cf_z13, L1I_OFFDRAWER_FCOL_L3_SOURCED_WRITES_IV, 0x00ae); CPUMF_EVENT_ATTR(cf_z13, L1I_OFFDRAWER_FCOL_L3_SOURCED_WRITES, 0x00af); CPUMF_EVENT_ATTR(cf_z13, L1I_ONNODE_MEM_SOURCED_WRITES, 0x00b0); CPUMF_EVENT_ATTR(cf_z13, L1I_ONDRAWER_MEM_SOURCED_WRITES, 0x00b1); CPUMF_EVENT_ATTR(cf_z13, L1I_OFFDRAWER_MEM_SOURCED_WRITES, 0x00b2); CPUMF_EVENT_ATTR(cf_z13, L1I_ONCHIP_MEM_SOURCED_WRITES, 0x00b3); CPUMF_EVENT_ATTR(cf_z13, TX_NC_TABORT, 0x00da); CPUMF_EVENT_ATTR(cf_z13, TX_C_TABORT_NO_SPECIAL, 0x00db); CPUMF_EVENT_ATTR(cf_z13, TX_C_TABORT_SPECIAL, 0x00dc); CPUMF_EVENT_ATTR(cf_z13, MT_DIAG_CYCLES_ONE_THR_ACTIVE, 0x01c0); CPUMF_EVENT_ATTR(cf_z13, MT_DIAG_CYCLES_TWO_THR_ACTIVE, 0x01c1); CPUMF_EVENT_ATTR(cf_z14, L1D_RO_EXCL_WRITES, 0x0080); CPUMF_EVENT_ATTR(cf_z14, DTLB2_WRITES, 0x0081); CPUMF_EVENT_ATTR(cf_z14, DTLB2_MISSES, 0x0082); CPUMF_EVENT_ATTR(cf_z14, DTLB2_HPAGE_WRITES, 0x0083); CPUMF_EVENT_ATTR(cf_z14, DTLB2_GPAGE_WRITES, 0x0084); CPUMF_EVENT_ATTR(cf_z14, L1D_L2D_SOURCED_WRITES, 0x0085); CPUMF_EVENT_ATTR(cf_z14, ITLB2_WRITES, 0x0086); CPUMF_EVENT_ATTR(cf_z14, ITLB2_MISSES, 0x0087); CPUMF_EVENT_ATTR(cf_z14, L1I_L2I_SOURCED_WRITES, 0x0088); CPUMF_EVENT_ATTR(cf_z14, TLB2_PTE_WRITES, 0x0089); CPUMF_EVENT_ATTR(cf_z14, TLB2_CRSTE_WRITES, 0x008a); CPUMF_EVENT_ATTR(cf_z14, TLB2_ENGINES_BUSY, 0x008b); CPUMF_EVENT_ATTR(cf_z14, TX_C_TEND, 0x008c); CPUMF_EVENT_ATTR(cf_z14, TX_NC_TEND, 0x008d); CPUMF_EVENT_ATTR(cf_z14, L1C_TLB2_MISSES, 0x008f); CPUMF_EVENT_ATTR(cf_z14, L1D_ONCHIP_L3_SOURCED_WRITES, 0x0090); CPUMF_EVENT_ATTR(cf_z14, L1D_ONCHIP_MEMORY_SOURCED_WRITES, 0x0091); CPUMF_EVENT_ATTR(cf_z14, L1D_ONCHIP_L3_SOURCED_WRITES_IV, 0x0092); CPUMF_EVENT_ATTR(cf_z14, L1D_ONCLUSTER_L3_SOURCED_WRITES, 0x0093); CPUMF_EVENT_ATTR(cf_z14, L1D_ONCLUSTER_MEMORY_SOURCED_WRITES, 0x0094); CPUMF_EVENT_ATTR(cf_z14, L1D_ONCLUSTER_L3_SOURCED_WRITES_IV, 0x0095); CPUMF_EVENT_ATTR(cf_z14, L1D_OFFCLUSTER_L3_SOURCED_WRITES, 0x0096); CPUMF_EVENT_ATTR(cf_z14, L1D_OFFCLUSTER_MEMORY_SOURCED_WRITES, 0x0097); CPUMF_EVENT_ATTR(cf_z14, L1D_OFFCLUSTER_L3_SOURCED_WRITES_IV, 0x0098); CPUMF_EVENT_ATTR(cf_z14, L1D_OFFDRAWER_L3_SOURCED_WRITES, 0x0099); CPUMF_EVENT_ATTR(cf_z14, L1D_OFFDRAWER_MEMORY_SOURCED_WRITES, 0x009a); CPUMF_EVENT_ATTR(cf_z14, L1D_OFFDRAWER_L3_SOURCED_WRITES_IV, 0x009b); CPUMF_EVENT_ATTR(cf_z14, L1D_ONDRAWER_L4_SOURCED_WRITES, 0x009c); CPUMF_EVENT_ATTR(cf_z14, L1D_OFFDRAWER_L4_SOURCED_WRITES, 0x009d); CPUMF_EVENT_ATTR(cf_z14, L1D_ONCHIP_L3_SOURCED_WRITES_RO, 0x009e); CPUMF_EVENT_ATTR(cf_z14, L1I_ONCHIP_L3_SOURCED_WRITES, 0x00a2); CPUMF_EVENT_ATTR(cf_z14, L1I_ONCHIP_MEMORY_SOURCED_WRITES, 0x00a3); CPUMF_EVENT_ATTR(cf_z14, L1I_ONCHIP_L3_SOURCED_WRITES_IV, 0x00a4); CPUMF_EVENT_ATTR(cf_z14, L1I_ONCLUSTER_L3_SOURCED_WRITES, 0x00a5); CPUMF_EVENT_ATTR(cf_z14, L1I_ONCLUSTER_MEMORY_SOURCED_WRITES, 0x00a6); CPUMF_EVENT_ATTR(cf_z14, L1I_ONCLUSTER_L3_SOURCED_WRITES_IV, 0x00a7); CPUMF_EVENT_ATTR(cf_z14, L1I_OFFCLUSTER_L3_SOURCED_WRITES, 0x00a8); CPUMF_EVENT_ATTR(cf_z14, L1I_OFFCLUSTER_MEMORY_SOURCED_WRITES, 0x00a9); CPUMF_EVENT_ATTR(cf_z14, L1I_OFFCLUSTER_L3_SOURCED_WRITES_IV, 0x00aa); CPUMF_EVENT_ATTR(cf_z14, L1I_OFFDRAWER_L3_SOURCED_WRITES, 0x00ab); CPUMF_EVENT_ATTR(cf_z14, L1I_OFFDRAWER_MEMORY_SOURCED_WRITES, 0x00ac); CPUMF_EVENT_ATTR(cf_z14, L1I_OFFDRAWER_L3_SOURCED_WRITES_IV, 0x00ad); CPUMF_EVENT_ATTR(cf_z14, L1I_ONDRAWER_L4_SOURCED_WRITES, 0x00ae); CPUMF_EVENT_ATTR(cf_z14, L1I_OFFDRAWER_L4_SOURCED_WRITES, 0x00af); CPUMF_EVENT_ATTR(cf_z14, BCD_DFP_EXECUTION_SLOTS, 0x00e0); CPUMF_EVENT_ATTR(cf_z14, VX_BCD_EXECUTION_SLOTS, 0x00e1); CPUMF_EVENT_ATTR(cf_z14, DECIMAL_INSTRUCTIONS, 0x00e2); CPUMF_EVENT_ATTR(cf_z14, LAST_HOST_TRANSLATIONS, 0x00e8); CPUMF_EVENT_ATTR(cf_z14, TX_NC_TABORT, 0x00f3); CPUMF_EVENT_ATTR(cf_z14, TX_C_TABORT_NO_SPECIAL, 0x00f4); CPUMF_EVENT_ATTR(cf_z14, TX_C_TABORT_SPECIAL, 0x00f5); CPUMF_EVENT_ATTR(cf_z14, MT_DIAG_CYCLES_ONE_THR_ACTIVE, 0x01c0); CPUMF_EVENT_ATTR(cf_z14, MT_DIAG_CYCLES_TWO_THR_ACTIVE, 0x01c1); CPUMF_EVENT_ATTR(cf_z15, L1D_RO_EXCL_WRITES, 0x0080); CPUMF_EVENT_ATTR(cf_z15, DTLB2_WRITES, 0x0081); CPUMF_EVENT_ATTR(cf_z15, DTLB2_MISSES, 0x0082); CPUMF_EVENT_ATTR(cf_z15, DTLB2_HPAGE_WRITES, 0x0083); CPUMF_EVENT_ATTR(cf_z15, DTLB2_GPAGE_WRITES, 0x0084); CPUMF_EVENT_ATTR(cf_z15, L1D_L2D_SOURCED_WRITES, 0x0085); CPUMF_EVENT_ATTR(cf_z15, ITLB2_WRITES, 0x0086); CPUMF_EVENT_ATTR(cf_z15, ITLB2_MISSES, 0x0087); CPUMF_EVENT_ATTR(cf_z15, L1I_L2I_SOURCED_WRITES, 0x0088); CPUMF_EVENT_ATTR(cf_z15, TLB2_PTE_WRITES, 0x0089); CPUMF_EVENT_ATTR(cf_z15, TLB2_CRSTE_WRITES, 0x008a); CPUMF_EVENT_ATTR(cf_z15, TLB2_ENGINES_BUSY, 0x008b); CPUMF_EVENT_ATTR(cf_z15, TX_C_TEND, 0x008c); CPUMF_EVENT_ATTR(cf_z15, TX_NC_TEND, 0x008d); CPUMF_EVENT_ATTR(cf_z15, L1C_TLB2_MISSES, 0x008f); CPUMF_EVENT_ATTR(cf_z15, L1D_ONCHIP_L3_SOURCED_WRITES, 0x0090); CPUMF_EVENT_ATTR(cf_z15, L1D_ONCHIP_MEMORY_SOURCED_WRITES, 0x0091); CPUMF_EVENT_ATTR(cf_z15, L1D_ONCHIP_L3_SOURCED_WRITES_IV, 0x0092); CPUMF_EVENT_ATTR(cf_z15, L1D_ONCLUSTER_L3_SOURCED_WRITES, 0x0093); CPUMF_EVENT_ATTR(cf_z15, L1D_ONCLUSTER_MEMORY_SOURCED_WRITES, 0x0094); CPUMF_EVENT_ATTR(cf_z15, L1D_ONCLUSTER_L3_SOURCED_WRITES_IV, 0x0095); CPUMF_EVENT_ATTR(cf_z15, L1D_OFFCLUSTER_L3_SOURCED_WRITES, 0x0096); CPUMF_EVENT_ATTR(cf_z15, L1D_OFFCLUSTER_MEMORY_SOURCED_WRITES, 0x0097); CPUMF_EVENT_ATTR(cf_z15, L1D_OFFCLUSTER_L3_SOURCED_WRITES_IV, 0x0098); CPUMF_EVENT_ATTR(cf_z15, L1D_OFFDRAWER_L3_SOURCED_WRITES, 0x0099); CPUMF_EVENT_ATTR(cf_z15, L1D_OFFDRAWER_MEMORY_SOURCED_WRITES, 0x009a); CPUMF_EVENT_ATTR(cf_z15, L1D_OFFDRAWER_L3_SOURCED_WRITES_IV, 0x009b); CPUMF_EVENT_ATTR(cf_z15, L1D_ONDRAWER_L4_SOURCED_WRITES, 0x009c); CPUMF_EVENT_ATTR(cf_z15, L1D_OFFDRAWER_L4_SOURCED_WRITES, 0x009d); CPUMF_EVENT_ATTR(cf_z15, L1D_ONCHIP_L3_SOURCED_WRITES_RO, 0x009e); CPUMF_EVENT_ATTR(cf_z15, L1I_ONCHIP_L3_SOURCED_WRITES, 0x00a2); CPUMF_EVENT_ATTR(cf_z15, L1I_ONCHIP_MEMORY_SOURCED_WRITES, 0x00a3); CPUMF_EVENT_ATTR(cf_z15, L1I_ONCHIP_L3_SOURCED_WRITES_IV, 0x00a4); CPUMF_EVENT_ATTR(cf_z15, L1I_ONCLUSTER_L3_SOURCED_WRITES, 0x00a5); CPUMF_EVENT_ATTR(cf_z15, L1I_ONCLUSTER_MEMORY_SOURCED_WRITES, 0x00a6); CPUMF_EVENT_ATTR(cf_z15, L1I_ONCLUSTER_L3_SOURCED_WRITES_IV, 0x00a7); CPUMF_EVENT_ATTR(cf_z15, L1I_OFFCLUSTER_L3_SOURCED_WRITES, 0x00a8); CPUMF_EVENT_ATTR(cf_z15, L1I_OFFCLUSTER_MEMORY_SOURCED_WRITES, 0x00a9); CPUMF_EVENT_ATTR(cf_z15, L1I_OFFCLUSTER_L3_SOURCED_WRITES_IV, 0x00aa); CPUMF_EVENT_ATTR(cf_z15, L1I_OFFDRAWER_L3_SOURCED_WRITES, 0x00ab); CPUMF_EVENT_ATTR(cf_z15, L1I_OFFDRAWER_MEMORY_SOURCED_WRITES, 0x00ac); CPUMF_EVENT_ATTR(cf_z15, L1I_OFFDRAWER_L3_SOURCED_WRITES_IV, 0x00ad); CPUMF_EVENT_ATTR(cf_z15, L1I_ONDRAWER_L4_SOURCED_WRITES, 0x00ae); CPUMF_EVENT_ATTR(cf_z15, L1I_OFFDRAWER_L4_SOURCED_WRITES, 0x00af); CPUMF_EVENT_ATTR(cf_z15, BCD_DFP_EXECUTION_SLOTS, 0x00e0); CPUMF_EVENT_ATTR(cf_z15, VX_BCD_EXECUTION_SLOTS, 0x00e1); CPUMF_EVENT_ATTR(cf_z15, DECIMAL_INSTRUCTIONS, 0x00e2); CPUMF_EVENT_ATTR(cf_z15, LAST_HOST_TRANSLATIONS, 0x00e8); CPUMF_EVENT_ATTR(cf_z15, TX_NC_TABORT, 0x00f3); CPUMF_EVENT_ATTR(cf_z15, TX_C_TABORT_NO_SPECIAL, 0x00f4); CPUMF_EVENT_ATTR(cf_z15, TX_C_TABORT_SPECIAL, 0x00f5); CPUMF_EVENT_ATTR(cf_z15, DFLT_ACCESS, 0x00f7); CPUMF_EVENT_ATTR(cf_z15, DFLT_CYCLES, 0x00fc); CPUMF_EVENT_ATTR(cf_z15, DFLT_CC, 0x00108); CPUMF_EVENT_ATTR(cf_z15, DFLT_CCFINISH, 0x00109); CPUMF_EVENT_ATTR(cf_z15, MT_DIAG_CYCLES_ONE_THR_ACTIVE, 0x01c0); CPUMF_EVENT_ATTR(cf_z15, MT_DIAG_CYCLES_TWO_THR_ACTIVE, 0x01c1); CPUMF_EVENT_ATTR(cf_z16, L1D_RO_EXCL_WRITES, 0x0080); CPUMF_EVENT_ATTR(cf_z16, DTLB2_WRITES, 0x0081); CPUMF_EVENT_ATTR(cf_z16, DTLB2_MISSES, 0x0082); CPUMF_EVENT_ATTR(cf_z16, CRSTE_1MB_WRITES, 0x0083); CPUMF_EVENT_ATTR(cf_z16, DTLB2_GPAGE_WRITES, 0x0084); CPUMF_EVENT_ATTR(cf_z16, ITLB2_WRITES, 0x0086); CPUMF_EVENT_ATTR(cf_z16, ITLB2_MISSES, 0x0087); CPUMF_EVENT_ATTR(cf_z16, TLB2_PTE_WRITES, 0x0089); CPUMF_EVENT_ATTR(cf_z16, TLB2_CRSTE_WRITES, 0x008a); CPUMF_EVENT_ATTR(cf_z16, TLB2_ENGINES_BUSY, 0x008b); CPUMF_EVENT_ATTR(cf_z16, TX_C_TEND, 0x008c); CPUMF_EVENT_ATTR(cf_z16, TX_NC_TEND, 0x008d); CPUMF_EVENT_ATTR(cf_z16, L1C_TLB2_MISSES, 0x008f); CPUMF_EVENT_ATTR(cf_z16, DCW_REQ, 0x0091); CPUMF_EVENT_ATTR(cf_z16, DCW_REQ_IV, 0x0092); CPUMF_EVENT_ATTR(cf_z16, DCW_REQ_CHIP_HIT, 0x0093); CPUMF_EVENT_ATTR(cf_z16, DCW_REQ_DRAWER_HIT, 0x0094); CPUMF_EVENT_ATTR(cf_z16, DCW_ON_CHIP, 0x0095); CPUMF_EVENT_ATTR(cf_z16, DCW_ON_CHIP_IV, 0x0096); CPUMF_EVENT_ATTR(cf_z16, DCW_ON_CHIP_CHIP_HIT, 0x0097); CPUMF_EVENT_ATTR(cf_z16, DCW_ON_CHIP_DRAWER_HIT, 0x0098); CPUMF_EVENT_ATTR(cf_z16, DCW_ON_MODULE, 0x0099); CPUMF_EVENT_ATTR(cf_z16, DCW_ON_DRAWER, 0x009a); CPUMF_EVENT_ATTR(cf_z16, DCW_OFF_DRAWER, 0x009b); CPUMF_EVENT_ATTR(cf_z16, DCW_ON_CHIP_MEMORY, 0x009c); CPUMF_EVENT_ATTR(cf_z16, DCW_ON_MODULE_MEMORY, 0x009d); CPUMF_EVENT_ATTR(cf_z16, DCW_ON_DRAWER_MEMORY, 0x009e); CPUMF_EVENT_ATTR(cf_z16, DCW_OFF_DRAWER_MEMORY, 0x009f); CPUMF_EVENT_ATTR(cf_z16, IDCW_ON_MODULE_IV, 0x00a0); CPUMF_EVENT_ATTR(cf_z16, IDCW_ON_MODULE_CHIP_HIT, 0x00a1); CPUMF_EVENT_ATTR(cf_z16, IDCW_ON_MODULE_DRAWER_HIT, 0x00a2); CPUMF_EVENT_ATTR(cf_z16, IDCW_ON_DRAWER_IV, 0x00a3); CPUMF_EVENT_ATTR(cf_z16, IDCW_ON_DRAWER_CHIP_HIT, 0x00a4); CPUMF_EVENT_ATTR(cf_z16, IDCW_ON_DRAWER_DRAWER_HIT, 0x00a5); CPUMF_EVENT_ATTR(cf_z16, IDCW_OFF_DRAWER_IV, 0x00a6); CPUMF_EVENT_ATTR(cf_z16, IDCW_OFF_DRAWER_CHIP_HIT, 0x00a7); CPUMF_EVENT_ATTR(cf_z16, IDCW_OFF_DRAWER_DRAWER_HIT, 0x00a8); CPUMF_EVENT_ATTR(cf_z16, ICW_REQ, 0x00a9); CPUMF_EVENT_ATTR(cf_z16, ICW_REQ_IV, 0x00aa); CPUMF_EVENT_ATTR(cf_z16, ICW_REQ_CHIP_HIT, 0x00ab); CPUMF_EVENT_ATTR(cf_z16, ICW_REQ_DRAWER_HIT, 0x00ac); CPUMF_EVENT_ATTR(cf_z16, ICW_ON_CHIP, 0x00ad); CPUMF_EVENT_ATTR(cf_z16, ICW_ON_CHIP_IV, 0x00ae); CPUMF_EVENT_ATTR(cf_z16, ICW_ON_CHIP_CHIP_HIT, 0x00af); CPUMF_EVENT_ATTR(cf_z16, ICW_ON_CHIP_DRAWER_HIT, 0x00b0); CPUMF_EVENT_ATTR(cf_z16, ICW_ON_MODULE, 0x00b1); CPUMF_EVENT_ATTR(cf_z16, ICW_ON_DRAWER, 0x00b2); CPUMF_EVENT_ATTR(cf_z16, ICW_OFF_DRAWER, 0x00b3); CPUMF_EVENT_ATTR(cf_z16, ICW_ON_CHIP_MEMORY, 0x00b4); CPUMF_EVENT_ATTR(cf_z16, ICW_ON_MODULE_MEMORY, 0x00b5); CPUMF_EVENT_ATTR(cf_z16, ICW_ON_DRAWER_MEMORY, 0x00b6); CPUMF_EVENT_ATTR(cf_z16, ICW_OFF_DRAWER_MEMORY, 0x00b7); CPUMF_EVENT_ATTR(cf_z16, BCD_DFP_EXECUTION_SLOTS, 0x00e0); CPUMF_EVENT_ATTR(cf_z16, VX_BCD_EXECUTION_SLOTS, 0x00e1); CPUMF_EVENT_ATTR(cf_z16, DECIMAL_INSTRUCTIONS, 0x00e2); CPUMF_EVENT_ATTR(cf_z16, LAST_HOST_TRANSLATIONS, 0x00e8); CPUMF_EVENT_ATTR(cf_z16, TX_NC_TABORT, 0x00f4); CPUMF_EVENT_ATTR(cf_z16, TX_C_TABORT_NO_SPECIAL, 0x00f5); CPUMF_EVENT_ATTR(cf_z16, TX_C_TABORT_SPECIAL, 0x00f6); CPUMF_EVENT_ATTR(cf_z16, DFLT_ACCESS, 0x00f8); CPUMF_EVENT_ATTR(cf_z16, DFLT_CYCLES, 0x00fd); CPUMF_EVENT_ATTR(cf_z16, SORTL, 0x0100); CPUMF_EVENT_ATTR(cf_z16, DFLT_CC, 0x0109); CPUMF_EVENT_ATTR(cf_z16, DFLT_CCFINISH, 0x010a); CPUMF_EVENT_ATTR(cf_z16, NNPA_INVOCATIONS, 0x010b); CPUMF_EVENT_ATTR(cf_z16, NNPA_COMPLETIONS, 0x010c); CPUMF_EVENT_ATTR(cf_z16, NNPA_WAIT_LOCK, 0x010d); CPUMF_EVENT_ATTR(cf_z16, NNPA_HOLD_LOCK, 0x010e); CPUMF_EVENT_ATTR(cf_z16, MT_DIAG_CYCLES_ONE_THR_ACTIVE, 0x01c0); CPUMF_EVENT_ATTR(cf_z16, MT_DIAG_CYCLES_TWO_THR_ACTIVE, 0x01c1); static struct attribute *cpumcf_fvn1_pmu_event_attr[] __initdata = { CPUMF_EVENT_PTR(cf_fvn1, CPU_CYCLES), CPUMF_EVENT_PTR(cf_fvn1, INSTRUCTIONS), CPUMF_EVENT_PTR(cf_fvn1, L1I_DIR_WRITES), CPUMF_EVENT_PTR(cf_fvn1, L1I_PENALTY_CYCLES), CPUMF_EVENT_PTR(cf_fvn1, PROBLEM_STATE_CPU_CYCLES), CPUMF_EVENT_PTR(cf_fvn1, PROBLEM_STATE_INSTRUCTIONS), CPUMF_EVENT_PTR(cf_fvn1, PROBLEM_STATE_L1I_DIR_WRITES), CPUMF_EVENT_PTR(cf_fvn1, PROBLEM_STATE_L1I_PENALTY_CYCLES), CPUMF_EVENT_PTR(cf_fvn1, PROBLEM_STATE_L1D_DIR_WRITES), CPUMF_EVENT_PTR(cf_fvn1, PROBLEM_STATE_L1D_PENALTY_CYCLES), CPUMF_EVENT_PTR(cf_fvn1, L1D_DIR_WRITES), CPUMF_EVENT_PTR(cf_fvn1, L1D_PENALTY_CYCLES), NULL, }; static struct attribute *cpumcf_fvn3_pmu_event_attr[] __initdata = { CPUMF_EVENT_PTR(cf_fvn3, CPU_CYCLES), CPUMF_EVENT_PTR(cf_fvn3, INSTRUCTIONS), CPUMF_EVENT_PTR(cf_fvn3, L1I_DIR_WRITES), CPUMF_EVENT_PTR(cf_fvn3, L1I_PENALTY_CYCLES), CPUMF_EVENT_PTR(cf_fvn3, PROBLEM_STATE_CPU_CYCLES), CPUMF_EVENT_PTR(cf_fvn3, PROBLEM_STATE_INSTRUCTIONS), CPUMF_EVENT_PTR(cf_fvn3, L1D_DIR_WRITES), CPUMF_EVENT_PTR(cf_fvn3, L1D_PENALTY_CYCLES), NULL, }; static struct attribute *cpumcf_svn_12345_pmu_event_attr[] __initdata = { CPUMF_EVENT_PTR(cf_svn_12345, PRNG_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, PRNG_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, PRNG_BLOCKED_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, PRNG_BLOCKED_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, SHA_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, SHA_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, SHA_BLOCKED_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, SHA_BLOCKED_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, DEA_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, DEA_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, DEA_BLOCKED_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, DEA_BLOCKED_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, AES_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, AES_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, AES_BLOCKED_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, AES_BLOCKED_CYCLES), NULL, }; static struct attribute *cpumcf_svn_67_pmu_event_attr[] __initdata = { CPUMF_EVENT_PTR(cf_svn_12345, PRNG_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, PRNG_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, PRNG_BLOCKED_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, PRNG_BLOCKED_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, SHA_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, SHA_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, SHA_BLOCKED_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, SHA_BLOCKED_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, DEA_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, DEA_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, DEA_BLOCKED_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, DEA_BLOCKED_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, AES_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, AES_CYCLES), CPUMF_EVENT_PTR(cf_svn_12345, AES_BLOCKED_FUNCTIONS), CPUMF_EVENT_PTR(cf_svn_12345, AES_BLOCKED_CYCLES), CPUMF_EVENT_PTR(cf_svn_6, ECC_FUNCTION_COUNT), CPUMF_EVENT_PTR(cf_svn_6, ECC_CYCLES_COUNT), CPUMF_EVENT_PTR(cf_svn_6, ECC_BLOCKED_FUNCTION_COUNT), CPUMF_EVENT_PTR(cf_svn_6, ECC_BLOCKED_CYCLES_COUNT), NULL, }; static struct attribute *cpumcf_z10_pmu_event_attr[] __initdata = { CPUMF_EVENT_PTR(cf_z10, L1I_L2_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z10, L1D_L2_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z10, L1I_L3_LOCAL_WRITES), CPUMF_EVENT_PTR(cf_z10, L1D_L3_LOCAL_WRITES), CPUMF_EVENT_PTR(cf_z10, L1I_L3_REMOTE_WRITES), CPUMF_EVENT_PTR(cf_z10, L1D_L3_REMOTE_WRITES), CPUMF_EVENT_PTR(cf_z10, L1D_LMEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z10, L1I_LMEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z10, L1D_RO_EXCL_WRITES), CPUMF_EVENT_PTR(cf_z10, L1I_CACHELINE_INVALIDATES), CPUMF_EVENT_PTR(cf_z10, ITLB1_WRITES), CPUMF_EVENT_PTR(cf_z10, DTLB1_WRITES), CPUMF_EVENT_PTR(cf_z10, TLB2_PTE_WRITES), CPUMF_EVENT_PTR(cf_z10, TLB2_CRSTE_WRITES), CPUMF_EVENT_PTR(cf_z10, TLB2_CRSTE_HPAGE_WRITES), CPUMF_EVENT_PTR(cf_z10, ITLB1_MISSES), CPUMF_EVENT_PTR(cf_z10, DTLB1_MISSES), CPUMF_EVENT_PTR(cf_z10, L2C_STORES_SENT), NULL, }; static struct attribute *cpumcf_z196_pmu_event_attr[] __initdata = { CPUMF_EVENT_PTR(cf_z196, L1D_L2_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, L1I_L2_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, DTLB1_MISSES), CPUMF_EVENT_PTR(cf_z196, ITLB1_MISSES), CPUMF_EVENT_PTR(cf_z196, L2C_STORES_SENT), CPUMF_EVENT_PTR(cf_z196, L1D_OFFBOOK_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, L1D_ONBOOK_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, L1I_ONBOOK_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, L1D_RO_EXCL_WRITES), CPUMF_EVENT_PTR(cf_z196, L1D_OFFBOOK_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, L1I_OFFBOOK_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, DTLB1_HPAGE_WRITES), CPUMF_EVENT_PTR(cf_z196, L1D_LMEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, L1I_LMEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, L1I_OFFBOOK_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, DTLB1_WRITES), CPUMF_EVENT_PTR(cf_z196, ITLB1_WRITES), CPUMF_EVENT_PTR(cf_z196, TLB2_PTE_WRITES), CPUMF_EVENT_PTR(cf_z196, TLB2_CRSTE_HPAGE_WRITES), CPUMF_EVENT_PTR(cf_z196, TLB2_CRSTE_WRITES), CPUMF_EVENT_PTR(cf_z196, L1D_ONCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, L1D_OFFCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, L1I_ONCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z196, L1I_OFFCHIP_L3_SOURCED_WRITES), NULL, }; static struct attribute *cpumcf_zec12_pmu_event_attr[] __initdata = { CPUMF_EVENT_PTR(cf_zec12, DTLB1_MISSES), CPUMF_EVENT_PTR(cf_zec12, ITLB1_MISSES), CPUMF_EVENT_PTR(cf_zec12, L1D_L2I_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1I_L2I_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1D_L2D_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, DTLB1_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1D_LMEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1I_LMEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1D_RO_EXCL_WRITES), CPUMF_EVENT_PTR(cf_zec12, DTLB1_HPAGE_WRITES), CPUMF_EVENT_PTR(cf_zec12, ITLB1_WRITES), CPUMF_EVENT_PTR(cf_zec12, TLB2_PTE_WRITES), CPUMF_EVENT_PTR(cf_zec12, TLB2_CRSTE_HPAGE_WRITES), CPUMF_EVENT_PTR(cf_zec12, TLB2_CRSTE_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1D_ONCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1D_OFFCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1D_OFFBOOK_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1D_ONBOOK_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1D_OFFBOOK_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, TX_NC_TEND), CPUMF_EVENT_PTR(cf_zec12, L1D_ONCHIP_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_zec12, L1D_OFFCHIP_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_zec12, L1D_OFFBOOK_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_zec12, L1I_ONCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1I_OFFCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1I_OFFBOOK_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1I_ONBOOK_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, L1I_OFFBOOK_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_zec12, TX_C_TEND), CPUMF_EVENT_PTR(cf_zec12, L1I_ONCHIP_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_zec12, L1I_OFFCHIP_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_zec12, L1I_OFFBOOK_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_zec12, TX_NC_TABORT), CPUMF_EVENT_PTR(cf_zec12, TX_C_TABORT_NO_SPECIAL), CPUMF_EVENT_PTR(cf_zec12, TX_C_TABORT_SPECIAL), NULL, }; static struct attribute *cpumcf_z13_pmu_event_attr[] __initdata = { CPUMF_EVENT_PTR(cf_z13, L1D_RO_EXCL_WRITES), CPUMF_EVENT_PTR(cf_z13, DTLB1_WRITES), CPUMF_EVENT_PTR(cf_z13, DTLB1_MISSES), CPUMF_EVENT_PTR(cf_z13, DTLB1_HPAGE_WRITES), CPUMF_EVENT_PTR(cf_z13, DTLB1_GPAGE_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_L2D_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, ITLB1_WRITES), CPUMF_EVENT_PTR(cf_z13, ITLB1_MISSES), CPUMF_EVENT_PTR(cf_z13, L1I_L2I_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, TLB2_PTE_WRITES), CPUMF_EVENT_PTR(cf_z13, TLB2_CRSTE_HPAGE_WRITES), CPUMF_EVENT_PTR(cf_z13, TLB2_CRSTE_WRITES), CPUMF_EVENT_PTR(cf_z13, TX_C_TEND), CPUMF_EVENT_PTR(cf_z13, TX_NC_TEND), CPUMF_EVENT_PTR(cf_z13, L1C_TLB1_MISSES), CPUMF_EVENT_PTR(cf_z13, L1D_ONCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_ONCHIP_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z13, L1D_ONNODE_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_ONNODE_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z13, L1D_ONNODE_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_ONDRAWER_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_ONDRAWER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z13, L1D_ONDRAWER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_OFFDRAWER_SCOL_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_OFFDRAWER_SCOL_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z13, L1D_OFFDRAWER_SCOL_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_OFFDRAWER_FCOL_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_OFFDRAWER_FCOL_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z13, L1D_OFFDRAWER_FCOL_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_ONNODE_MEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_ONDRAWER_MEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_OFFDRAWER_MEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1D_ONCHIP_MEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_ONCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_ONCHIP_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z13, L1I_ONNODE_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_ONNODE_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z13, L1I_ONNODE_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_ONDRAWER_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_ONDRAWER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z13, L1I_ONDRAWER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_OFFDRAWER_SCOL_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_OFFDRAWER_SCOL_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z13, L1I_OFFDRAWER_SCOL_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_OFFDRAWER_FCOL_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_OFFDRAWER_FCOL_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z13, L1I_OFFDRAWER_FCOL_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_ONNODE_MEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_ONDRAWER_MEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_OFFDRAWER_MEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, L1I_ONCHIP_MEM_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z13, TX_NC_TABORT), CPUMF_EVENT_PTR(cf_z13, TX_C_TABORT_NO_SPECIAL), CPUMF_EVENT_PTR(cf_z13, TX_C_TABORT_SPECIAL), CPUMF_EVENT_PTR(cf_z13, MT_DIAG_CYCLES_ONE_THR_ACTIVE), CPUMF_EVENT_PTR(cf_z13, MT_DIAG_CYCLES_TWO_THR_ACTIVE), NULL, }; static struct attribute *cpumcf_z14_pmu_event_attr[] __initdata = { CPUMF_EVENT_PTR(cf_z14, L1D_RO_EXCL_WRITES), CPUMF_EVENT_PTR(cf_z14, DTLB2_WRITES), CPUMF_EVENT_PTR(cf_z14, DTLB2_MISSES), CPUMF_EVENT_PTR(cf_z14, DTLB2_HPAGE_WRITES), CPUMF_EVENT_PTR(cf_z14, DTLB2_GPAGE_WRITES), CPUMF_EVENT_PTR(cf_z14, L1D_L2D_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, ITLB2_WRITES), CPUMF_EVENT_PTR(cf_z14, ITLB2_MISSES), CPUMF_EVENT_PTR(cf_z14, L1I_L2I_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, TLB2_PTE_WRITES), CPUMF_EVENT_PTR(cf_z14, TLB2_CRSTE_WRITES), CPUMF_EVENT_PTR(cf_z14, TLB2_ENGINES_BUSY), CPUMF_EVENT_PTR(cf_z14, TX_C_TEND), CPUMF_EVENT_PTR(cf_z14, TX_NC_TEND), CPUMF_EVENT_PTR(cf_z14, L1C_TLB2_MISSES), CPUMF_EVENT_PTR(cf_z14, L1D_ONCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1D_ONCHIP_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1D_ONCHIP_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z14, L1D_ONCLUSTER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1D_ONCLUSTER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1D_ONCLUSTER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z14, L1D_OFFCLUSTER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1D_OFFCLUSTER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1D_OFFCLUSTER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z14, L1D_OFFDRAWER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1D_OFFDRAWER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1D_OFFDRAWER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z14, L1D_ONDRAWER_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1D_OFFDRAWER_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1D_ONCHIP_L3_SOURCED_WRITES_RO), CPUMF_EVENT_PTR(cf_z14, L1I_ONCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1I_ONCHIP_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1I_ONCHIP_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z14, L1I_ONCLUSTER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1I_ONCLUSTER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1I_ONCLUSTER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z14, L1I_OFFCLUSTER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1I_OFFCLUSTER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1I_OFFCLUSTER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z14, L1I_OFFDRAWER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1I_OFFDRAWER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1I_OFFDRAWER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z14, L1I_ONDRAWER_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, L1I_OFFDRAWER_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z14, BCD_DFP_EXECUTION_SLOTS), CPUMF_EVENT_PTR(cf_z14, VX_BCD_EXECUTION_SLOTS), CPUMF_EVENT_PTR(cf_z14, DECIMAL_INSTRUCTIONS), CPUMF_EVENT_PTR(cf_z14, LAST_HOST_TRANSLATIONS), CPUMF_EVENT_PTR(cf_z14, TX_NC_TABORT), CPUMF_EVENT_PTR(cf_z14, TX_C_TABORT_NO_SPECIAL), CPUMF_EVENT_PTR(cf_z14, TX_C_TABORT_SPECIAL), CPUMF_EVENT_PTR(cf_z14, MT_DIAG_CYCLES_ONE_THR_ACTIVE), CPUMF_EVENT_PTR(cf_z14, MT_DIAG_CYCLES_TWO_THR_ACTIVE), NULL, }; static struct attribute *cpumcf_z15_pmu_event_attr[] __initdata = { CPUMF_EVENT_PTR(cf_z15, L1D_RO_EXCL_WRITES), CPUMF_EVENT_PTR(cf_z15, DTLB2_WRITES), CPUMF_EVENT_PTR(cf_z15, DTLB2_MISSES), CPUMF_EVENT_PTR(cf_z15, DTLB2_HPAGE_WRITES), CPUMF_EVENT_PTR(cf_z15, DTLB2_GPAGE_WRITES), CPUMF_EVENT_PTR(cf_z15, L1D_L2D_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, ITLB2_WRITES), CPUMF_EVENT_PTR(cf_z15, ITLB2_MISSES), CPUMF_EVENT_PTR(cf_z15, L1I_L2I_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, TLB2_PTE_WRITES), CPUMF_EVENT_PTR(cf_z15, TLB2_CRSTE_WRITES), CPUMF_EVENT_PTR(cf_z15, TLB2_ENGINES_BUSY), CPUMF_EVENT_PTR(cf_z15, TX_C_TEND), CPUMF_EVENT_PTR(cf_z15, TX_NC_TEND), CPUMF_EVENT_PTR(cf_z15, L1C_TLB2_MISSES), CPUMF_EVENT_PTR(cf_z15, L1D_ONCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1D_ONCHIP_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1D_ONCHIP_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z15, L1D_ONCLUSTER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1D_ONCLUSTER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1D_ONCLUSTER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z15, L1D_OFFCLUSTER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1D_OFFCLUSTER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1D_OFFCLUSTER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z15, L1D_OFFDRAWER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1D_OFFDRAWER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1D_OFFDRAWER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z15, L1D_ONDRAWER_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1D_OFFDRAWER_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1D_ONCHIP_L3_SOURCED_WRITES_RO), CPUMF_EVENT_PTR(cf_z15, L1I_ONCHIP_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1I_ONCHIP_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1I_ONCHIP_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z15, L1I_ONCLUSTER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1I_ONCLUSTER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1I_ONCLUSTER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z15, L1I_OFFCLUSTER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1I_OFFCLUSTER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1I_OFFCLUSTER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z15, L1I_OFFDRAWER_L3_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1I_OFFDRAWER_MEMORY_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1I_OFFDRAWER_L3_SOURCED_WRITES_IV), CPUMF_EVENT_PTR(cf_z15, L1I_ONDRAWER_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, L1I_OFFDRAWER_L4_SOURCED_WRITES), CPUMF_EVENT_PTR(cf_z15, BCD_DFP_EXECUTION_SLOTS), CPUMF_EVENT_PTR(cf_z15, VX_BCD_EXECUTION_SLOTS), CPUMF_EVENT_PTR(cf_z15, DECIMAL_INSTRUCTIONS), CPUMF_EVENT_PTR(cf_z15, LAST_HOST_TRANSLATIONS), CPUMF_EVENT_PTR(cf_z15, TX_NC_TABORT), CPUMF_EVENT_PTR(cf_z15, TX_C_TABORT_NO_SPECIAL), CPUMF_EVENT_PTR(cf_z15, TX_C_TABORT_SPECIAL), CPUMF_EVENT_PTR(cf_z15, DFLT_ACCESS), CPUMF_EVENT_PTR(cf_z15, DFLT_CYCLES), CPUMF_EVENT_PTR(cf_z15, DFLT_CC), CPUMF_EVENT_PTR(cf_z15, DFLT_CCFINISH), CPUMF_EVENT_PTR(cf_z15, MT_DIAG_CYCLES_ONE_THR_ACTIVE), CPUMF_EVENT_PTR(cf_z15, MT_DIAG_CYCLES_TWO_THR_ACTIVE), NULL, }; static struct attribute *cpumcf_z16_pmu_event_attr[] __initdata = { CPUMF_EVENT_PTR(cf_z16, L1D_RO_EXCL_WRITES), CPUMF_EVENT_PTR(cf_z16, DTLB2_WRITES), CPUMF_EVENT_PTR(cf_z16, DTLB2_MISSES), CPUMF_EVENT_PTR(cf_z16, CRSTE_1MB_WRITES), CPUMF_EVENT_PTR(cf_z16, DTLB2_GPAGE_WRITES), CPUMF_EVENT_PTR(cf_z16, ITLB2_WRITES), CPUMF_EVENT_PTR(cf_z16, ITLB2_MISSES), CPUMF_EVENT_PTR(cf_z16, TLB2_PTE_WRITES), CPUMF_EVENT_PTR(cf_z16, TLB2_CRSTE_WRITES), CPUMF_EVENT_PTR(cf_z16, TLB2_ENGINES_BUSY), CPUMF_EVENT_PTR(cf_z16, TX_C_TEND), CPUMF_EVENT_PTR(cf_z16, TX_NC_TEND), CPUMF_EVENT_PTR(cf_z16, L1C_TLB2_MISSES), CPUMF_EVENT_PTR(cf_z16, DCW_REQ), CPUMF_EVENT_PTR(cf_z16, DCW_REQ_IV), CPUMF_EVENT_PTR(cf_z16, DCW_REQ_CHIP_HIT), CPUMF_EVENT_PTR(cf_z16, DCW_REQ_DRAWER_HIT), CPUMF_EVENT_PTR(cf_z16, DCW_ON_CHIP), CPUMF_EVENT_PTR(cf_z16, DCW_ON_CHIP_IV), CPUMF_EVENT_PTR(cf_z16, DCW_ON_CHIP_CHIP_HIT), CPUMF_EVENT_PTR(cf_z16, DCW_ON_CHIP_DRAWER_HIT), CPUMF_EVENT_PTR(cf_z16, DCW_ON_MODULE), CPUMF_EVENT_PTR(cf_z16, DCW_ON_DRAWER), CPUMF_EVENT_PTR(cf_z16, DCW_OFF_DRAWER), CPUMF_EVENT_PTR(cf_z16, DCW_ON_CHIP_MEMORY), CPUMF_EVENT_PTR(cf_z16, DCW_ON_MODULE_MEMORY), CPUMF_EVENT_PTR(cf_z16, DCW_ON_DRAWER_MEMORY), CPUMF_EVENT_PTR(cf_z16, DCW_OFF_DRAWER_MEMORY), CPUMF_EVENT_PTR(cf_z16, IDCW_ON_MODULE_IV), CPUMF_EVENT_PTR(cf_z16, IDCW_ON_MODULE_CHIP_HIT), CPUMF_EVENT_PTR(cf_z16, IDCW_ON_MODULE_DRAWER_HIT), CPUMF_EVENT_PTR(cf_z16, IDCW_ON_DRAWER_IV), CPUMF_EVENT_PTR(cf_z16, IDCW_ON_DRAWER_CHIP_HIT), CPUMF_EVENT_PTR(cf_z16, IDCW_ON_DRAWER_DRAWER_HIT), CPUMF_EVENT_PTR(cf_z16, IDCW_OFF_DRAWER_IV), CPUMF_EVENT_PTR(cf_z16, IDCW_OFF_DRAWER_CHIP_HIT), CPUMF_EVENT_PTR(cf_z16, IDCW_OFF_DRAWER_DRAWER_HIT), CPUMF_EVENT_PTR(cf_z16, ICW_REQ), CPUMF_EVENT_PTR(cf_z16, ICW_REQ_IV), CPUMF_EVENT_PTR(cf_z16, ICW_REQ_CHIP_HIT), CPUMF_EVENT_PTR(cf_z16, ICW_REQ_DRAWER_HIT), CPUMF_EVENT_PTR(cf_z16, ICW_ON_CHIP), CPUMF_EVENT_PTR(cf_z16, ICW_ON_CHIP_IV), CPUMF_EVENT_PTR(cf_z16, ICW_ON_CHIP_CHIP_HIT), CPUMF_EVENT_PTR(cf_z16, ICW_ON_CHIP_DRAWER_HIT), CPUMF_EVENT_PTR(cf_z16, ICW_ON_MODULE), CPUMF_EVENT_PTR(cf_z16, ICW_ON_DRAWER), CPUMF_EVENT_PTR(cf_z16, ICW_OFF_DRAWER), CPUMF_EVENT_PTR(cf_z16, ICW_ON_CHIP_MEMORY), CPUMF_EVENT_PTR(cf_z16, ICW_ON_MODULE_MEMORY), CPUMF_EVENT_PTR(cf_z16, ICW_ON_DRAWER_MEMORY), CPUMF_EVENT_PTR(cf_z16, ICW_OFF_DRAWER_MEMORY), CPUMF_EVENT_PTR(cf_z16, BCD_DFP_EXECUTION_SLOTS), CPUMF_EVENT_PTR(cf_z16, VX_BCD_EXECUTION_SLOTS), CPUMF_EVENT_PTR(cf_z16, DECIMAL_INSTRUCTIONS), CPUMF_EVENT_PTR(cf_z16, LAST_HOST_TRANSLATIONS), CPUMF_EVENT_PTR(cf_z16, TX_NC_TABORT), CPUMF_EVENT_PTR(cf_z16, TX_C_TABORT_NO_SPECIAL), CPUMF_EVENT_PTR(cf_z16, TX_C_TABORT_SPECIAL), CPUMF_EVENT_PTR(cf_z16, DFLT_ACCESS), CPUMF_EVENT_PTR(cf_z16, DFLT_CYCLES), CPUMF_EVENT_PTR(cf_z16, SORTL), CPUMF_EVENT_PTR(cf_z16, DFLT_CC), CPUMF_EVENT_PTR(cf_z16, DFLT_CCFINISH), CPUMF_EVENT_PTR(cf_z16, NNPA_INVOCATIONS), CPUMF_EVENT_PTR(cf_z16, NNPA_COMPLETIONS), CPUMF_EVENT_PTR(cf_z16, NNPA_WAIT_LOCK), CPUMF_EVENT_PTR(cf_z16, NNPA_HOLD_LOCK), CPUMF_EVENT_PTR(cf_z16, MT_DIAG_CYCLES_ONE_THR_ACTIVE), CPUMF_EVENT_PTR(cf_z16, MT_DIAG_CYCLES_TWO_THR_ACTIVE), NULL, }; /* END: CPUM_CF COUNTER DEFINITIONS ===================================== */ static struct attribute_group cpumcf_pmu_events_group = { .name = "events", }; PMU_FORMAT_ATTR(event, "config:0-63"); static struct attribute *cpumcf_pmu_format_attr[] = { &format_attr_event.attr, NULL, }; static struct attribute_group cpumcf_pmu_format_group = { .name = "format", .attrs = cpumcf_pmu_format_attr, }; static const struct attribute_group *cpumcf_pmu_attr_groups[] = { &cpumcf_pmu_events_group, &cpumcf_pmu_format_group, NULL, }; static __init struct attribute **merge_attr(struct attribute **a, struct attribute **b, struct attribute **c) { struct attribute **new; int j, i; for (j = 0; a[j]; j++) ; for (i = 0; b[i]; i++) j++; for (i = 0; c[i]; i++) j++; j++; new = kmalloc_array(j, sizeof(struct attribute *), GFP_KERNEL); if (!new) return NULL; j = 0; for (i = 0; a[i]; i++) new[j++] = a[i]; for (i = 0; b[i]; i++) new[j++] = b[i]; for (i = 0; c[i]; i++) new[j++] = c[i]; new[j] = NULL; return new; } __init const struct attribute_group **cpumf_cf_event_group(void) { struct attribute **combined, **model, **cfvn, **csvn; struct attribute *none[] = { NULL }; struct cpumf_ctr_info ci; struct cpuid cpu_id; /* Determine generic counters set(s) */ qctri(&ci); switch (ci.cfvn) { case 1: cfvn = cpumcf_fvn1_pmu_event_attr; break; case 3: cfvn = cpumcf_fvn3_pmu_event_attr; break; default: cfvn = none; } /* Determine version specific crypto set */ csvn = none; if (ci.csvn >= 1 && ci.csvn <= 5) csvn = cpumcf_svn_12345_pmu_event_attr; else if (ci.csvn >= 6) csvn = cpumcf_svn_67_pmu_event_attr; /* Determine model-specific counter set(s) */ get_cpu_id(&cpu_id); switch (cpu_id.machine) { case 0x2097: case 0x2098: model = cpumcf_z10_pmu_event_attr; break; case 0x2817: case 0x2818: model = cpumcf_z196_pmu_event_attr; break; case 0x2827: case 0x2828: model = cpumcf_zec12_pmu_event_attr; break; case 0x2964: case 0x2965: model = cpumcf_z13_pmu_event_attr; break; case 0x3906: case 0x3907: model = cpumcf_z14_pmu_event_attr; break; case 0x8561: case 0x8562: model = cpumcf_z15_pmu_event_attr; break; case 0x3931: case 0x3932: model = cpumcf_z16_pmu_event_attr; break; default: model = none; break; } combined = merge_attr(cfvn, csvn, model); if (combined) cpumcf_pmu_events_group.attrs = combined; return cpumcf_pmu_attr_groups; }
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1