Author | Tokens | Token Proportion | Commits | Commit Proportion |
---|---|---|---|---|
Laurent Pinchart | 2034 | 65.07% | 37 | 44.58% |
Kieran Bingham | 360 | 11.52% | 8 | 9.64% |
Biju Das | 221 | 7.07% | 4 | 4.82% |
Fabrizio Castro | 156 | 4.99% | 4 | 4.82% |
Sergei Shtylyov | 98 | 3.13% | 2 | 2.41% |
Ulrich Hecht | 94 | 3.01% | 1 | 1.20% |
Koji Matsuoka | 35 | 1.12% | 3 | 3.61% |
Tomi Valkeinen | 34 | 1.09% | 3 | 3.61% |
Daniel Vetter | 19 | 0.61% | 4 | 4.82% |
Marian-Cristian Rotariu | 16 | 0.51% | 1 | 1.20% |
Kuninori Morimoto | 9 | 0.29% | 3 | 3.61% |
Javier Martinez Canillas | 9 | 0.29% | 1 | 1.20% |
Noralf Trönnes | 9 | 0.29% | 1 | 1.20% |
Paul Cercueil | 9 | 0.29% | 1 | 1.20% |
Sam Ravnborg | 5 | 0.16% | 1 | 1.20% |
Souptick Joarder | 4 | 0.13% | 1 | 1.20% |
Jacopo Mondi | 3 | 0.10% | 1 | 1.20% |
Lad Prabhakar | 2 | 0.06% | 1 | 1.20% |
caihuoqing | 2 | 0.06% | 1 | 1.20% |
Danilo Krummrich | 2 | 0.06% | 1 | 1.20% |
Uwe Kleine-König | 2 | 0.06% | 1 | 1.20% |
Thomas Zimmermann | 1 | 0.03% | 1 | 1.20% |
Wolfram Sang | 1 | 0.03% | 1 | 1.20% |
Rob Herring | 1 | 0.03% | 1 | 1.20% |
Total | 3126 | 83 |
// SPDX-License-Identifier: GPL-2.0+ /* * R-Car Display Unit DRM driver * * Copyright (C) 2013-2015 Renesas Electronics Corporation * * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com) */ #include <linux/clk.h> #include <linux/dma-mapping.h> #include <linux/io.h> #include <linux/mm.h> #include <linux/module.h> #include <linux/of.h> #include <linux/platform_device.h> #include <linux/pm.h> #include <linux/slab.h> #include <linux/wait.h> #include <drm/drm_atomic_helper.h> #include <drm/drm_drv.h> #include <drm/drm_fbdev_generic.h> #include <drm/drm_gem_dma_helper.h> #include <drm/drm_managed.h> #include <drm/drm_probe_helper.h> #include "rcar_du_drv.h" #include "rcar_du_kms.h" /* ----------------------------------------------------------------------------- * Device Information */ static const struct rcar_du_device_info rzg1_du_r8a7743_info = { .gen = 2, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(1) | BIT(0), .routes = { /* * R8A774[34] has one RGB output and one LVDS output */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(1) | BIT(0), .port = 0, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 1, }, }, .num_lvds = 1, .num_rpf = 4, }; static const struct rcar_du_device_info rzg1_du_r8a7745_info = { .gen = 2, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(1) | BIT(0), .routes = { /* * R8A7745 has two RGB outputs */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(0), .port = 0, }, [RCAR_DU_OUTPUT_DPAD1] = { .possible_crtcs = BIT(1), .port = 1, }, }, .num_rpf = 4, }; static const struct rcar_du_device_info rzg1_du_r8a77470_info = { .gen = 2, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(1) | BIT(0), .routes = { /* * R8A77470 has two RGB outputs, one LVDS output, and * one (currently unsupported) analog video output */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(0), .port = 0, }, [RCAR_DU_OUTPUT_DPAD1] = { .possible_crtcs = BIT(1), .port = 1, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0) | BIT(1), .port = 2, }, }, .num_rpf = 4, }; static const struct rcar_du_device_info rcar_du_r8a774a1_info = { .gen = 3, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(2) | BIT(1) | BIT(0), .routes = { /* * R8A774A1 has one RGB output, one LVDS output and one HDMI * output. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(2), .port = 0, }, [RCAR_DU_OUTPUT_HDMI0] = { .possible_crtcs = BIT(1), .port = 1, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 2, }, }, .num_lvds = 1, .num_rpf = 5, .dpll_mask = BIT(1), }; static const struct rcar_du_device_info rcar_du_r8a774b1_info = { .gen = 3, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(3) | BIT(1) | BIT(0), .routes = { /* * R8A774B1 has one RGB output, one LVDS output and one HDMI * output. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(2), .port = 0, }, [RCAR_DU_OUTPUT_HDMI0] = { .possible_crtcs = BIT(1), .port = 1, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 2, }, }, .num_lvds = 1, .num_rpf = 5, .dpll_mask = BIT(1), }; static const struct rcar_du_device_info rcar_du_r8a774c0_info = { .gen = 3, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE, .channels_mask = BIT(1) | BIT(0), .routes = { /* * R8A774C0 has one RGB output and two LVDS outputs */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(0) | BIT(1), .port = 0, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 1, }, [RCAR_DU_OUTPUT_LVDS1] = { .possible_crtcs = BIT(1), .port = 2, }, }, .num_lvds = 2, .num_rpf = 4, .lvds_clk_mask = BIT(1) | BIT(0), }; static const struct rcar_du_device_info rcar_du_r8a774e1_info = { .gen = 3, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(3) | BIT(1) | BIT(0), .routes = { /* * R8A774E1 has one RGB output, one LVDS output and one HDMI * output. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(2), .port = 0, }, [RCAR_DU_OUTPUT_HDMI0] = { .possible_crtcs = BIT(1), .port = 1, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 2, }, }, .num_lvds = 1, .num_rpf = 5, .dpll_mask = BIT(1), }; static const struct rcar_du_device_info rcar_du_r8a7779_info = { .gen = 1, .features = RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(1) | BIT(0), .routes = { /* * R8A7779 has two RGB outputs and one (currently unsupported) * TCON output. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(0), .port = 0, }, [RCAR_DU_OUTPUT_DPAD1] = { .possible_crtcs = BIT(1) | BIT(0), .port = 1, }, }, }; static const struct rcar_du_device_info rcar_du_r8a7790_info = { .gen = 2, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .quirks = RCAR_DU_QUIRK_ALIGN_128B, .channels_mask = BIT(2) | BIT(1) | BIT(0), .routes = { /* * R8A7742 and R8A7790 each have one RGB output and two LVDS * outputs. Additionally R8A7790 supports one TCON output * (currently unsupported by the driver). */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(2) | BIT(1) | BIT(0), .port = 0, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 1, }, [RCAR_DU_OUTPUT_LVDS1] = { .possible_crtcs = BIT(2) | BIT(1), .port = 2, }, }, .num_lvds = 2, .num_rpf = 4, }; /* M2-W (r8a7791) and M2-N (r8a7793) are identical */ static const struct rcar_du_device_info rcar_du_r8a7791_info = { .gen = 2, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(1) | BIT(0), .routes = { /* * R8A779[13] has one RGB output, one LVDS output and one * (currently unsupported) TCON output. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(1) | BIT(0), .port = 0, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 1, }, }, .num_lvds = 1, .num_rpf = 4, }; static const struct rcar_du_device_info rcar_du_r8a7792_info = { .gen = 2, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(1) | BIT(0), .routes = { /* R8A7792 has two RGB outputs. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(0), .port = 0, }, [RCAR_DU_OUTPUT_DPAD1] = { .possible_crtcs = BIT(1), .port = 1, }, }, .num_rpf = 4, }; static const struct rcar_du_device_info rcar_du_r8a7794_info = { .gen = 2, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(1) | BIT(0), .routes = { /* * R8A7794 has two RGB outputs and one (currently unsupported) * TCON output. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(0), .port = 0, }, [RCAR_DU_OUTPUT_DPAD1] = { .possible_crtcs = BIT(1), .port = 1, }, }, .num_rpf = 4, }; static const struct rcar_du_device_info rcar_du_r8a7795_info = { .gen = 3, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(3) | BIT(2) | BIT(1) | BIT(0), .routes = { /* * R8A7795 has one RGB output, two HDMI outputs and one * LVDS output. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(3), .port = 0, }, [RCAR_DU_OUTPUT_HDMI0] = { .possible_crtcs = BIT(1), .port = 1, }, [RCAR_DU_OUTPUT_HDMI1] = { .possible_crtcs = BIT(2), .port = 2, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 3, }, }, .num_lvds = 1, .num_rpf = 5, .dpll_mask = BIT(2) | BIT(1), }; static const struct rcar_du_device_info rcar_du_r8a7796_info = { .gen = 3, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(2) | BIT(1) | BIT(0), .routes = { /* * R8A7796 has one RGB output, one LVDS output and one HDMI * output. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(2), .port = 0, }, [RCAR_DU_OUTPUT_HDMI0] = { .possible_crtcs = BIT(1), .port = 1, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 2, }, }, .num_lvds = 1, .num_rpf = 5, .dpll_mask = BIT(1), }; static const struct rcar_du_device_info rcar_du_r8a77965_info = { .gen = 3, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(3) | BIT(1) | BIT(0), .routes = { /* * R8A77965 has one RGB output, one LVDS output and one HDMI * output. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(2), .port = 0, }, [RCAR_DU_OUTPUT_HDMI0] = { .possible_crtcs = BIT(1), .port = 1, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 2, }, }, .num_lvds = 1, .num_rpf = 5, .dpll_mask = BIT(1), }; static const struct rcar_du_device_info rcar_du_r8a77970_info = { .gen = 3, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_INTERLACED | RCAR_DU_FEATURE_TVM_SYNC, .channels_mask = BIT(0), .routes = { /* * R8A77970 and R8A77980 have one RGB output and one LVDS * output. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(0), .port = 0, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 1, }, }, .num_lvds = 1, .num_rpf = 5, }; static const struct rcar_du_device_info rcar_du_r8a7799x_info = { .gen = 3, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_CRTC_CLOCK | RCAR_DU_FEATURE_VSP1_SOURCE, .channels_mask = BIT(1) | BIT(0), .routes = { /* * R8A77990 and R8A77995 have one RGB output and two LVDS * outputs. */ [RCAR_DU_OUTPUT_DPAD0] = { .possible_crtcs = BIT(0) | BIT(1), .port = 0, }, [RCAR_DU_OUTPUT_LVDS0] = { .possible_crtcs = BIT(0), .port = 1, }, [RCAR_DU_OUTPUT_LVDS1] = { .possible_crtcs = BIT(1), .port = 2, }, }, .num_lvds = 2, .num_rpf = 5, .lvds_clk_mask = BIT(1) | BIT(0), }; static const struct rcar_du_device_info rcar_du_r8a779a0_info = { .gen = 4, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_NO_BLENDING, .channels_mask = BIT(1) | BIT(0), .routes = { /* R8A779A0 has two MIPI DSI outputs. */ [RCAR_DU_OUTPUT_DSI0] = { .possible_crtcs = BIT(0), .port = 0, }, [RCAR_DU_OUTPUT_DSI1] = { .possible_crtcs = BIT(1), .port = 1, }, }, .num_rpf = 5, .dsi_clk_mask = BIT(1) | BIT(0), }; static const struct rcar_du_device_info rcar_du_r8a779g0_info = { .gen = 4, .features = RCAR_DU_FEATURE_CRTC_IRQ | RCAR_DU_FEATURE_VSP1_SOURCE | RCAR_DU_FEATURE_NO_BLENDING, .channels_mask = BIT(1) | BIT(0), .routes = { /* R8A779G0 has two MIPI DSI outputs. */ [RCAR_DU_OUTPUT_DSI0] = { .possible_crtcs = BIT(0), .port = 0, }, [RCAR_DU_OUTPUT_DSI1] = { .possible_crtcs = BIT(1), .port = 1, }, }, .num_rpf = 5, .dsi_clk_mask = BIT(1) | BIT(0), }; static const struct of_device_id rcar_du_of_table[] = { { .compatible = "renesas,du-r8a7742", .data = &rcar_du_r8a7790_info }, { .compatible = "renesas,du-r8a7743", .data = &rzg1_du_r8a7743_info }, { .compatible = "renesas,du-r8a7744", .data = &rzg1_du_r8a7743_info }, { .compatible = "renesas,du-r8a7745", .data = &rzg1_du_r8a7745_info }, { .compatible = "renesas,du-r8a77470", .data = &rzg1_du_r8a77470_info }, { .compatible = "renesas,du-r8a774a1", .data = &rcar_du_r8a774a1_info }, { .compatible = "renesas,du-r8a774b1", .data = &rcar_du_r8a774b1_info }, { .compatible = "renesas,du-r8a774c0", .data = &rcar_du_r8a774c0_info }, { .compatible = "renesas,du-r8a774e1", .data = &rcar_du_r8a774e1_info }, { .compatible = "renesas,du-r8a7779", .data = &rcar_du_r8a7779_info }, { .compatible = "renesas,du-r8a7790", .data = &rcar_du_r8a7790_info }, { .compatible = "renesas,du-r8a7791", .data = &rcar_du_r8a7791_info }, { .compatible = "renesas,du-r8a7792", .data = &rcar_du_r8a7792_info }, { .compatible = "renesas,du-r8a7793", .data = &rcar_du_r8a7791_info }, { .compatible = "renesas,du-r8a7794", .data = &rcar_du_r8a7794_info }, { .compatible = "renesas,du-r8a7795", .data = &rcar_du_r8a7795_info }, { .compatible = "renesas,du-r8a7796", .data = &rcar_du_r8a7796_info }, { .compatible = "renesas,du-r8a77961", .data = &rcar_du_r8a7796_info }, { .compatible = "renesas,du-r8a77965", .data = &rcar_du_r8a77965_info }, { .compatible = "renesas,du-r8a77970", .data = &rcar_du_r8a77970_info }, { .compatible = "renesas,du-r8a77980", .data = &rcar_du_r8a77970_info }, { .compatible = "renesas,du-r8a77990", .data = &rcar_du_r8a7799x_info }, { .compatible = "renesas,du-r8a77995", .data = &rcar_du_r8a7799x_info }, { .compatible = "renesas,du-r8a779a0", .data = &rcar_du_r8a779a0_info }, { .compatible = "renesas,du-r8a779g0", .data = &rcar_du_r8a779g0_info }, { } }; MODULE_DEVICE_TABLE(of, rcar_du_of_table); const char *rcar_du_output_name(enum rcar_du_output output) { static const char * const names[] = { [RCAR_DU_OUTPUT_DPAD0] = "DPAD0", [RCAR_DU_OUTPUT_DPAD1] = "DPAD1", [RCAR_DU_OUTPUT_DSI0] = "DSI0", [RCAR_DU_OUTPUT_DSI1] = "DSI1", [RCAR_DU_OUTPUT_HDMI0] = "HDMI0", [RCAR_DU_OUTPUT_HDMI1] = "HDMI1", [RCAR_DU_OUTPUT_LVDS0] = "LVDS0", [RCAR_DU_OUTPUT_LVDS1] = "LVDS1", [RCAR_DU_OUTPUT_TCON] = "TCON", }; if (output >= ARRAY_SIZE(names) || !names[output]) return "UNKNOWN"; return names[output]; } /* ----------------------------------------------------------------------------- * DRM operations */ DEFINE_DRM_GEM_DMA_FOPS(rcar_du_fops); static const struct drm_driver rcar_du_driver = { .driver_features = DRIVER_GEM | DRIVER_MODESET | DRIVER_ATOMIC, .dumb_create = rcar_du_dumb_create, .gem_prime_import_sg_table = rcar_du_gem_prime_import_sg_table, .fops = &rcar_du_fops, .name = "rcar-du", .desc = "Renesas R-Car Display Unit", .date = "20130110", .major = 1, .minor = 0, }; /* ----------------------------------------------------------------------------- * Power management */ static int rcar_du_pm_suspend(struct device *dev) { struct rcar_du_device *rcdu = dev_get_drvdata(dev); return drm_mode_config_helper_suspend(&rcdu->ddev); } static int rcar_du_pm_resume(struct device *dev) { struct rcar_du_device *rcdu = dev_get_drvdata(dev); return drm_mode_config_helper_resume(&rcdu->ddev); } static DEFINE_SIMPLE_DEV_PM_OPS(rcar_du_pm_ops, rcar_du_pm_suspend, rcar_du_pm_resume); /* ----------------------------------------------------------------------------- * Platform driver */ static void rcar_du_remove(struct platform_device *pdev) { struct rcar_du_device *rcdu = platform_get_drvdata(pdev); struct drm_device *ddev = &rcdu->ddev; drm_dev_unregister(ddev); drm_atomic_helper_shutdown(ddev); drm_kms_helper_poll_fini(ddev); } static void rcar_du_shutdown(struct platform_device *pdev) { struct rcar_du_device *rcdu = platform_get_drvdata(pdev); drm_atomic_helper_shutdown(&rcdu->ddev); } static int rcar_du_probe(struct platform_device *pdev) { struct rcar_du_device *rcdu; unsigned int mask; int ret; if (drm_firmware_drivers_only()) return -ENODEV; /* Allocate and initialize the R-Car device structure. */ rcdu = devm_drm_dev_alloc(&pdev->dev, &rcar_du_driver, struct rcar_du_device, ddev); if (IS_ERR(rcdu)) return PTR_ERR(rcdu); rcdu->dev = &pdev->dev; rcdu->info = of_device_get_match_data(rcdu->dev); platform_set_drvdata(pdev, rcdu); /* I/O resources */ rcdu->mmio = devm_platform_ioremap_resource(pdev, 0); if (IS_ERR(rcdu->mmio)) return PTR_ERR(rcdu->mmio); /* * Set the DMA coherent mask to reflect the DU 32-bit DMA address space * limitations. When sourcing frames from a VSP the DU doesn't perform * any memory access so set the mask to 40 bits to accept all buffers. */ mask = rcar_du_has(rcdu, RCAR_DU_FEATURE_VSP1_SOURCE) ? 40 : 32; ret = dma_coerce_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(mask)); if (ret) return ret; /* DRM/KMS objects */ ret = rcar_du_modeset_init(rcdu); if (ret < 0) { /* * Don't use dev_err_probe(), as it would overwrite the probe * deferral reason recorded in rcar_du_modeset_init(). */ if (ret != -EPROBE_DEFER) dev_err(&pdev->dev, "failed to initialize DRM/KMS (%d)\n", ret); goto error; } /* * Register the DRM device with the core and the connectors with * sysfs. */ ret = drm_dev_register(&rcdu->ddev, 0); if (ret) goto error; drm_info(&rcdu->ddev, "Device %s probed\n", dev_name(&pdev->dev)); drm_fbdev_generic_setup(&rcdu->ddev, 32); return 0; error: drm_kms_helper_poll_fini(&rcdu->ddev); return ret; } static struct platform_driver rcar_du_platform_driver = { .probe = rcar_du_probe, .remove_new = rcar_du_remove, .shutdown = rcar_du_shutdown, .driver = { .name = "rcar-du", .pm = pm_sleep_ptr(&rcar_du_pm_ops), .of_match_table = rcar_du_of_table, }, }; module_platform_driver(rcar_du_platform_driver); MODULE_AUTHOR("Laurent Pinchart <laurent.pinchart@ideasonboard.com>"); MODULE_DESCRIPTION("Renesas R-Car Display Unit DRM Driver"); MODULE_LICENSE("GPL");
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1