| Author | Tokens | Token Proportion | Commits | Commit Proportion |
|---|---|---|---|---|
| Lucas Stach | 2980 | 47.37% | 23 | 46.94% |
| Andrey Smirnov | 2615 | 41.57% | 3 | 6.12% |
| Adam Ford | 359 | 5.71% | 4 | 8.16% |
| Anson Huang | 139 | 2.21% | 5 | 10.20% |
| Marek Vašut | 138 | 2.19% | 4 | 8.16% |
| Li Jun | 15 | 0.24% | 1 | 2.04% |
| Martin Kepplinger | 12 | 0.19% | 1 | 2.04% |
| Saravana Kannan | 8 | 0.13% | 1 | 2.04% |
| Shengjiu Wang | 8 | 0.13% | 1 | 2.04% |
| Laurent Pinchart | 7 | 0.11% | 1 | 2.04% |
| Leonard Crestez | 3 | 0.05% | 1 | 2.04% |
| Uwe Kleine-König | 2 | 0.03% | 1 | 2.04% |
| Stefan Agner | 2 | 0.03% | 1 | 2.04% |
| Fabio Estevam | 2 | 0.03% | 1 | 2.04% |
| Rob Herring | 1 | 0.02% | 1 | 2.04% |
| Total | 6291 | 49 |
// SPDX-License-Identifier: GPL-2.0+ /* * Copyright 2017 Impinj, Inc * Author: Andrey Smirnov <andrew.smirnov@gmail.com> * * Based on the code of analogus driver: * * Copyright 2015-2017 Pengutronix, Lucas Stach <kernel@pengutronix.de> */ #include <linux/clk.h> #include <linux/of.h> #include <linux/platform_device.h> #include <linux/pm_domain.h> #include <linux/pm_runtime.h> #include <linux/regmap.h> #include <linux/regulator/consumer.h> #include <linux/reset.h> #include <linux/sizes.h> #include <dt-bindings/power/imx7-power.h> #include <dt-bindings/power/imx8mq-power.h> #include <dt-bindings/power/imx8mm-power.h> #include <dt-bindings/power/imx8mn-power.h> #include <dt-bindings/power/imx8mp-power.h> #define GPC_LPCR_A_CORE_BSC 0x000 #define GPC_PGC_CPU_MAPPING 0x0ec #define IMX8MP_GPC_PGC_CPU_MAPPING 0x1cc #define IMX7_USB_HSIC_PHY_A_CORE_DOMAIN BIT(6) #define IMX7_USB_OTG2_PHY_A_CORE_DOMAIN BIT(5) #define IMX7_USB_OTG1_PHY_A_CORE_DOMAIN BIT(4) #define IMX7_PCIE_PHY_A_CORE_DOMAIN BIT(3) #define IMX7_MIPI_PHY_A_CORE_DOMAIN BIT(2) #define IMX8M_PCIE2_A53_DOMAIN BIT(15) #define IMX8M_MIPI_CSI2_A53_DOMAIN BIT(14) #define IMX8M_MIPI_CSI1_A53_DOMAIN BIT(13) #define IMX8M_DISP_A53_DOMAIN BIT(12) #define IMX8M_HDMI_A53_DOMAIN BIT(11) #define IMX8M_VPU_A53_DOMAIN BIT(10) #define IMX8M_GPU_A53_DOMAIN BIT(9) #define IMX8M_DDR2_A53_DOMAIN BIT(8) #define IMX8M_DDR1_A53_DOMAIN BIT(7) #define IMX8M_OTG2_A53_DOMAIN BIT(5) #define IMX8M_OTG1_A53_DOMAIN BIT(4) #define IMX8M_PCIE1_A53_DOMAIN BIT(3) #define IMX8M_MIPI_A53_DOMAIN BIT(2) #define IMX8MM_VPUH1_A53_DOMAIN BIT(15) #define IMX8MM_VPUG2_A53_DOMAIN BIT(14) #define IMX8MM_VPUG1_A53_DOMAIN BIT(13) #define IMX8MM_DISPMIX_A53_DOMAIN BIT(12) #define IMX8MM_VPUMIX_A53_DOMAIN BIT(10) #define IMX8MM_GPUMIX_A53_DOMAIN BIT(9) #define IMX8MM_GPU_A53_DOMAIN (BIT(8) | BIT(11)) #define IMX8MM_DDR1_A53_DOMAIN BIT(7) #define IMX8MM_OTG2_A53_DOMAIN BIT(5) #define IMX8MM_OTG1_A53_DOMAIN BIT(4) #define IMX8MM_PCIE_A53_DOMAIN BIT(3) #define IMX8MM_MIPI_A53_DOMAIN BIT(2) #define IMX8MN_DISPMIX_A53_DOMAIN BIT(12) #define IMX8MN_GPUMIX_A53_DOMAIN BIT(9) #define IMX8MN_DDR1_A53_DOMAIN BIT(7) #define IMX8MN_OTG1_A53_DOMAIN BIT(4) #define IMX8MN_MIPI_A53_DOMAIN BIT(2) #define IMX8MP_MEDIA_ISPDWP_A53_DOMAIN BIT(20) #define IMX8MP_HSIOMIX_A53_DOMAIN BIT(19) #define IMX8MP_MIPI_PHY2_A53_DOMAIN BIT(18) #define IMX8MP_HDMI_PHY_A53_DOMAIN BIT(17) #define IMX8MP_HDMIMIX_A53_DOMAIN BIT(16) #define IMX8MP_VPU_VC8000E_A53_DOMAIN BIT(15) #define IMX8MP_VPU_G2_A53_DOMAIN BIT(14) #define IMX8MP_VPU_G1_A53_DOMAIN BIT(13) #define IMX8MP_MEDIAMIX_A53_DOMAIN BIT(12) #define IMX8MP_GPU3D_A53_DOMAIN BIT(11) #define IMX8MP_VPUMIX_A53_DOMAIN BIT(10) #define IMX8MP_GPUMIX_A53_DOMAIN BIT(9) #define IMX8MP_GPU2D_A53_DOMAIN BIT(8) #define IMX8MP_AUDIOMIX_A53_DOMAIN BIT(7) #define IMX8MP_MLMIX_A53_DOMAIN BIT(6) #define IMX8MP_USB2_PHY_A53_DOMAIN BIT(5) #define IMX8MP_USB1_PHY_A53_DOMAIN BIT(4) #define IMX8MP_PCIE_PHY_A53_DOMAIN BIT(3) #define IMX8MP_MIPI_PHY1_A53_DOMAIN BIT(2) #define IMX8MP_GPC_PU_PGC_SW_PUP_REQ 0x0d8 #define IMX8MP_GPC_PU_PGC_SW_PDN_REQ 0x0e4 #define GPC_PU_PGC_SW_PUP_REQ 0x0f8 #define GPC_PU_PGC_SW_PDN_REQ 0x104 #define IMX7_USB_HSIC_PHY_SW_Pxx_REQ BIT(4) #define IMX7_USB_OTG2_PHY_SW_Pxx_REQ BIT(3) #define IMX7_USB_OTG1_PHY_SW_Pxx_REQ BIT(2) #define IMX7_PCIE_PHY_SW_Pxx_REQ BIT(1) #define IMX7_MIPI_PHY_SW_Pxx_REQ BIT(0) #define IMX8M_PCIE2_SW_Pxx_REQ BIT(13) #define IMX8M_MIPI_CSI2_SW_Pxx_REQ BIT(12) #define IMX8M_MIPI_CSI1_SW_Pxx_REQ BIT(11) #define IMX8M_DISP_SW_Pxx_REQ BIT(10) #define IMX8M_HDMI_SW_Pxx_REQ BIT(9) #define IMX8M_VPU_SW_Pxx_REQ BIT(8) #define IMX8M_GPU_SW_Pxx_REQ BIT(7) #define IMX8M_DDR2_SW_Pxx_REQ BIT(6) #define IMX8M_DDR1_SW_Pxx_REQ BIT(5) #define IMX8M_OTG2_SW_Pxx_REQ BIT(3) #define IMX8M_OTG1_SW_Pxx_REQ BIT(2) #define IMX8M_PCIE1_SW_Pxx_REQ BIT(1) #define IMX8M_MIPI_SW_Pxx_REQ BIT(0) #define IMX8MM_VPUH1_SW_Pxx_REQ BIT(13) #define IMX8MM_VPUG2_SW_Pxx_REQ BIT(12) #define IMX8MM_VPUG1_SW_Pxx_REQ BIT(11) #define IMX8MM_DISPMIX_SW_Pxx_REQ BIT(10) #define IMX8MM_VPUMIX_SW_Pxx_REQ BIT(8) #define IMX8MM_GPUMIX_SW_Pxx_REQ BIT(7) #define IMX8MM_GPU_SW_Pxx_REQ (BIT(6) | BIT(9)) #define IMX8MM_DDR1_SW_Pxx_REQ BIT(5) #define IMX8MM_OTG2_SW_Pxx_REQ BIT(3) #define IMX8MM_OTG1_SW_Pxx_REQ BIT(2) #define IMX8MM_PCIE_SW_Pxx_REQ BIT(1) #define IMX8MM_MIPI_SW_Pxx_REQ BIT(0) #define IMX8MN_DISPMIX_SW_Pxx_REQ BIT(10) #define IMX8MN_GPUMIX_SW_Pxx_REQ BIT(7) #define IMX8MN_DDR1_SW_Pxx_REQ BIT(5) #define IMX8MN_OTG1_SW_Pxx_REQ BIT(2) #define IMX8MN_MIPI_SW_Pxx_REQ BIT(0) #define IMX8MP_DDRMIX_Pxx_REQ BIT(19) #define IMX8MP_MEDIA_ISP_DWP_Pxx_REQ BIT(18) #define IMX8MP_HSIOMIX_Pxx_REQ BIT(17) #define IMX8MP_MIPI_PHY2_Pxx_REQ BIT(16) #define IMX8MP_HDMI_PHY_Pxx_REQ BIT(15) #define IMX8MP_HDMIMIX_Pxx_REQ BIT(14) #define IMX8MP_VPU_VC8K_Pxx_REQ BIT(13) #define IMX8MP_VPU_G2_Pxx_REQ BIT(12) #define IMX8MP_VPU_G1_Pxx_REQ BIT(11) #define IMX8MP_MEDIMIX_Pxx_REQ BIT(10) #define IMX8MP_GPU_3D_Pxx_REQ BIT(9) #define IMX8MP_VPU_MIX_SHARE_LOGIC_Pxx_REQ BIT(8) #define IMX8MP_GPU_SHARE_LOGIC_Pxx_REQ BIT(7) #define IMX8MP_GPU_2D_Pxx_REQ BIT(6) #define IMX8MP_AUDIOMIX_Pxx_REQ BIT(5) #define IMX8MP_MLMIX_Pxx_REQ BIT(4) #define IMX8MP_USB2_PHY_Pxx_REQ BIT(3) #define IMX8MP_USB1_PHY_Pxx_REQ BIT(2) #define IMX8MP_PCIE_PHY_SW_Pxx_REQ BIT(1) #define IMX8MP_MIPI_PHY1_SW_Pxx_REQ BIT(0) #define GPC_M4_PU_PDN_FLG 0x1bc #define IMX8MP_GPC_PU_PWRHSK 0x190 #define GPC_PU_PWRHSK 0x1fc #define IMX8M_GPU_HSK_PWRDNACKN BIT(26) #define IMX8M_VPU_HSK_PWRDNACKN BIT(25) #define IMX8M_DISP_HSK_PWRDNACKN BIT(24) #define IMX8M_GPU_HSK_PWRDNREQN BIT(6) #define IMX8M_VPU_HSK_PWRDNREQN BIT(5) #define IMX8M_DISP_HSK_PWRDNREQN BIT(4) #define IMX8MM_GPUMIX_HSK_PWRDNACKN BIT(29) #define IMX8MM_GPU_HSK_PWRDNACKN (BIT(27) | BIT(28)) #define IMX8MM_VPUMIX_HSK_PWRDNACKN BIT(26) #define IMX8MM_DISPMIX_HSK_PWRDNACKN BIT(25) #define IMX8MM_HSIO_HSK_PWRDNACKN (BIT(23) | BIT(24)) #define IMX8MM_GPUMIX_HSK_PWRDNREQN BIT(11) #define IMX8MM_GPU_HSK_PWRDNREQN (BIT(9) | BIT(10)) #define IMX8MM_VPUMIX_HSK_PWRDNREQN BIT(8) #define IMX8MM_DISPMIX_HSK_PWRDNREQN BIT(7) #define IMX8MM_HSIO_HSK_PWRDNREQN (BIT(5) | BIT(6)) #define IMX8MN_GPUMIX_HSK_PWRDNACKN (BIT(29) | BIT(27)) #define IMX8MN_DISPMIX_HSK_PWRDNACKN BIT(25) #define IMX8MN_HSIO_HSK_PWRDNACKN BIT(23) #define IMX8MN_GPUMIX_HSK_PWRDNREQN (BIT(11) | BIT(9)) #define IMX8MN_DISPMIX_HSK_PWRDNREQN BIT(7) #define IMX8MN_HSIO_HSK_PWRDNREQN BIT(5) #define IMX8MP_MEDIAMIX_PWRDNACKN BIT(30) #define IMX8MP_HDMIMIX_PWRDNACKN BIT(29) #define IMX8MP_HSIOMIX_PWRDNACKN BIT(28) #define IMX8MP_VPUMIX_PWRDNACKN BIT(26) #define IMX8MP_GPUMIX_PWRDNACKN BIT(25) #define IMX8MP_MLMIX_PWRDNACKN (BIT(23) | BIT(24)) #define IMX8MP_AUDIOMIX_PWRDNACKN (BIT(20) | BIT(31)) #define IMX8MP_MEDIAMIX_PWRDNREQN BIT(14) #define IMX8MP_HDMIMIX_PWRDNREQN BIT(13) #define IMX8MP_HSIOMIX_PWRDNREQN BIT(12) #define IMX8MP_VPUMIX_PWRDNREQN BIT(10) #define IMX8MP_GPUMIX_PWRDNREQN BIT(9) #define IMX8MP_MLMIX_PWRDNREQN (BIT(7) | BIT(8)) #define IMX8MP_AUDIOMIX_PWRDNREQN (BIT(4) | BIT(15)) /* * The PGC offset values in Reference Manual * (Rev. 1, 01/2018 and the older ones) GPC chapter's * GPC_PGC memory map are incorrect, below offset * values are from design RTL. */ #define IMX7_PGC_MIPI 16 #define IMX7_PGC_PCIE 17 #define IMX7_PGC_USB_HSIC 20 #define IMX8M_PGC_MIPI 16 #define IMX8M_PGC_PCIE1 17 #define IMX8M_PGC_OTG1 18 #define IMX8M_PGC_OTG2 19 #define IMX8M_PGC_DDR1 21 #define IMX8M_PGC_GPU 23 #define IMX8M_PGC_VPU 24 #define IMX8M_PGC_DISP 26 #define IMX8M_PGC_MIPI_CSI1 27 #define IMX8M_PGC_MIPI_CSI2 28 #define IMX8M_PGC_PCIE2 29 #define IMX8MM_PGC_MIPI 16 #define IMX8MM_PGC_PCIE 17 #define IMX8MM_PGC_OTG1 18 #define IMX8MM_PGC_OTG2 19 #define IMX8MM_PGC_DDR1 21 #define IMX8MM_PGC_GPU2D 22 #define IMX8MM_PGC_GPUMIX 23 #define IMX8MM_PGC_VPUMIX 24 #define IMX8MM_PGC_GPU3D 25 #define IMX8MM_PGC_DISPMIX 26 #define IMX8MM_PGC_VPUG1 27 #define IMX8MM_PGC_VPUG2 28 #define IMX8MM_PGC_VPUH1 29 #define IMX8MN_PGC_MIPI 16 #define IMX8MN_PGC_OTG1 18 #define IMX8MN_PGC_DDR1 21 #define IMX8MN_PGC_GPUMIX 23 #define IMX8MN_PGC_DISPMIX 26 #define IMX8MP_PGC_NOC 9 #define IMX8MP_PGC_MIPI1 12 #define IMX8MP_PGC_PCIE 13 #define IMX8MP_PGC_USB1 14 #define IMX8MP_PGC_USB2 15 #define IMX8MP_PGC_MLMIX 16 #define IMX8MP_PGC_AUDIOMIX 17 #define IMX8MP_PGC_GPU2D 18 #define IMX8MP_PGC_GPUMIX 19 #define IMX8MP_PGC_VPUMIX 20 #define IMX8MP_PGC_GPU3D 21 #define IMX8MP_PGC_MEDIAMIX 22 #define IMX8MP_PGC_VPU_G1 23 #define IMX8MP_PGC_VPU_G2 24 #define IMX8MP_PGC_VPU_VC8000E 25 #define IMX8MP_PGC_HDMIMIX 26 #define IMX8MP_PGC_HDMI 27 #define IMX8MP_PGC_MIPI2 28 #define IMX8MP_PGC_HSIOMIX 29 #define IMX8MP_PGC_MEDIA_ISP_DWP 30 #define IMX8MP_PGC_DDRMIX 31 #define GPC_PGC_CTRL(n) (0x800 + (n) * 0x40) #define GPC_PGC_SR(n) (GPC_PGC_CTRL(n) + 0xc) #define GPC_PGC_CTRL_PCR BIT(0) struct imx_pgc_regs { u16 map; u16 pup; u16 pdn; u16 hsk; }; struct imx_pgc_domain { struct generic_pm_domain genpd; struct regmap *regmap; const struct imx_pgc_regs *regs; struct regulator *regulator; struct reset_control *reset; struct clk_bulk_data *clks; int num_clks; unsigned long pgc; const struct { u32 pxx; u32 map; u32 hskreq; u32 hskack; } bits; const int voltage; const bool keep_clocks; struct device *dev; unsigned int pgc_sw_pup_reg; unsigned int pgc_sw_pdn_reg; }; struct imx_pgc_domain_data { const struct imx_pgc_domain *domains; size_t domains_num; const struct regmap_access_table *reg_access_table; const struct imx_pgc_regs *pgc_regs; }; static inline struct imx_pgc_domain * to_imx_pgc_domain(struct generic_pm_domain *genpd) { return container_of(genpd, struct imx_pgc_domain, genpd); } static int imx_pgc_power_up(struct generic_pm_domain *genpd) { struct imx_pgc_domain *domain = to_imx_pgc_domain(genpd); u32 reg_val, pgc; int ret; ret = pm_runtime_get_sync(domain->dev); if (ret < 0) { pm_runtime_put_noidle(domain->dev); return ret; } if (!IS_ERR(domain->regulator)) { ret = regulator_enable(domain->regulator); if (ret) { dev_err(domain->dev, "failed to enable regulator: %pe\n", ERR_PTR(ret)); goto out_put_pm; } } reset_control_assert(domain->reset); /* Enable reset clocks for all devices in the domain */ ret = clk_bulk_prepare_enable(domain->num_clks, domain->clks); if (ret) { dev_err(domain->dev, "failed to enable reset clocks\n"); goto out_regulator_disable; } /* delays for reset to propagate */ udelay(5); if (domain->bits.pxx) { /* request the domain to power up */ regmap_update_bits(domain->regmap, domain->regs->pup, domain->bits.pxx, domain->bits.pxx); /* * As per "5.5.9.4 Example Code 4" in IMX7DRM.pdf wait * for PUP_REQ/PDN_REQ bit to be cleared */ ret = regmap_read_poll_timeout(domain->regmap, domain->regs->pup, reg_val, !(reg_val & domain->bits.pxx), 0, USEC_PER_MSEC); if (ret) { dev_err(domain->dev, "failed to command PGC\n"); goto out_clk_disable; } /* disable power control */ for_each_set_bit(pgc, &domain->pgc, 32) { regmap_clear_bits(domain->regmap, GPC_PGC_CTRL(pgc), GPC_PGC_CTRL_PCR); } } /* delay for reset to propagate */ udelay(5); reset_control_deassert(domain->reset); /* request the ADB400 to power up */ if (domain->bits.hskreq) { regmap_update_bits(domain->regmap, domain->regs->hsk, domain->bits.hskreq, domain->bits.hskreq); /* * ret = regmap_read_poll_timeout(domain->regmap, domain->regs->hsk, reg_val, * (reg_val & domain->bits.hskack), 0, * USEC_PER_MSEC); * Technically we need the commented code to wait handshake. But that needs * the BLK-CTL module BUS clk-en bit being set. * * There is a separate BLK-CTL module and we will have such a driver for it, * that driver will set the BUS clk-en bit and handshake will be triggered * automatically there. Just add a delay and suppose the handshake finish * after that. */ /* * For some BLK-CTL module (eg. AudioMix on i.MX8MP) doesn't have BUS * clk-en bit, it is better to add delay here, as the BLK-CTL module * doesn't need to care about how it is powered up. * * regmap_read_bypassed() is to make sure the above write IO transaction * already reaches target before udelay() */ regmap_read_bypassed(domain->regmap, domain->regs->hsk, ®_val); udelay(5); } /* Disable reset clocks for all devices in the domain */ if (!domain->keep_clocks) clk_bulk_disable_unprepare(domain->num_clks, domain->clks); return 0; out_clk_disable: clk_bulk_disable_unprepare(domain->num_clks, domain->clks); out_regulator_disable: if (!IS_ERR(domain->regulator)) regulator_disable(domain->regulator); out_put_pm: pm_runtime_put(domain->dev); return ret; } static int imx_pgc_power_down(struct generic_pm_domain *genpd) { struct imx_pgc_domain *domain = to_imx_pgc_domain(genpd); u32 reg_val, pgc; int ret; /* Enable reset clocks for all devices in the domain */ if (!domain->keep_clocks) { ret = clk_bulk_prepare_enable(domain->num_clks, domain->clks); if (ret) { dev_err(domain->dev, "failed to enable reset clocks\n"); return ret; } } /* request the ADB400 to power down */ if (domain->bits.hskreq) { regmap_clear_bits(domain->regmap, domain->regs->hsk, domain->bits.hskreq); ret = regmap_read_poll_timeout(domain->regmap, domain->regs->hsk, reg_val, !(reg_val & domain->bits.hskack), 0, USEC_PER_MSEC); if (ret) { dev_err(domain->dev, "failed to power down ADB400\n"); goto out_clk_disable; } } if (domain->bits.pxx) { /* enable power control */ for_each_set_bit(pgc, &domain->pgc, 32) { regmap_update_bits(domain->regmap, GPC_PGC_CTRL(pgc), GPC_PGC_CTRL_PCR, GPC_PGC_CTRL_PCR); } /* request the domain to power down */ regmap_update_bits(domain->regmap, domain->regs->pdn, domain->bits.pxx, domain->bits.pxx); /* * As per "5.5.9.4 Example Code 4" in IMX7DRM.pdf wait * for PUP_REQ/PDN_REQ bit to be cleared */ ret = regmap_read_poll_timeout(domain->regmap, domain->regs->pdn, reg_val, !(reg_val & domain->bits.pxx), 0, USEC_PER_MSEC); if (ret) { dev_err(domain->dev, "failed to command PGC\n"); goto out_clk_disable; } } /* Disable reset clocks for all devices in the domain */ clk_bulk_disable_unprepare(domain->num_clks, domain->clks); if (!IS_ERR(domain->regulator)) { ret = regulator_disable(domain->regulator); if (ret) { dev_err(domain->dev, "failed to disable regulator: %pe\n", ERR_PTR(ret)); return ret; } } pm_runtime_put_sync_suspend(domain->dev); return 0; out_clk_disable: if (!domain->keep_clocks) clk_bulk_disable_unprepare(domain->num_clks, domain->clks); return ret; } static const struct imx_pgc_domain imx7_pgc_domains[] = { [IMX7_POWER_DOMAIN_MIPI_PHY] = { .genpd = { .name = "mipi-phy", }, .bits = { .pxx = IMX7_MIPI_PHY_SW_Pxx_REQ, .map = IMX7_MIPI_PHY_A_CORE_DOMAIN, }, .voltage = 1000000, .pgc = BIT(IMX7_PGC_MIPI), }, [IMX7_POWER_DOMAIN_PCIE_PHY] = { .genpd = { .name = "pcie-phy", }, .bits = { .pxx = IMX7_PCIE_PHY_SW_Pxx_REQ, .map = IMX7_PCIE_PHY_A_CORE_DOMAIN, }, .voltage = 1000000, .pgc = BIT(IMX7_PGC_PCIE), }, [IMX7_POWER_DOMAIN_USB_HSIC_PHY] = { .genpd = { .name = "usb-hsic-phy", }, .bits = { .pxx = IMX7_USB_HSIC_PHY_SW_Pxx_REQ, .map = IMX7_USB_HSIC_PHY_A_CORE_DOMAIN, }, .voltage = 1200000, .pgc = BIT(IMX7_PGC_USB_HSIC), }, }; static const struct regmap_range imx7_yes_ranges[] = { regmap_reg_range(GPC_LPCR_A_CORE_BSC, GPC_M4_PU_PDN_FLG), regmap_reg_range(GPC_PGC_CTRL(IMX7_PGC_MIPI), GPC_PGC_SR(IMX7_PGC_MIPI)), regmap_reg_range(GPC_PGC_CTRL(IMX7_PGC_PCIE), GPC_PGC_SR(IMX7_PGC_PCIE)), regmap_reg_range(GPC_PGC_CTRL(IMX7_PGC_USB_HSIC), GPC_PGC_SR(IMX7_PGC_USB_HSIC)), }; static const struct regmap_access_table imx7_access_table = { .yes_ranges = imx7_yes_ranges, .n_yes_ranges = ARRAY_SIZE(imx7_yes_ranges), }; static const struct imx_pgc_regs imx7_pgc_regs = { .map = GPC_PGC_CPU_MAPPING, .pup = GPC_PU_PGC_SW_PUP_REQ, .pdn = GPC_PU_PGC_SW_PDN_REQ, .hsk = GPC_PU_PWRHSK, }; static const struct imx_pgc_domain_data imx7_pgc_domain_data = { .domains = imx7_pgc_domains, .domains_num = ARRAY_SIZE(imx7_pgc_domains), .reg_access_table = &imx7_access_table, .pgc_regs = &imx7_pgc_regs, }; static const struct imx_pgc_domain imx8m_pgc_domains[] = { [IMX8M_POWER_DOMAIN_MIPI] = { .genpd = { .name = "mipi", }, .bits = { .pxx = IMX8M_MIPI_SW_Pxx_REQ, .map = IMX8M_MIPI_A53_DOMAIN, }, .pgc = BIT(IMX8M_PGC_MIPI), }, [IMX8M_POWER_DOMAIN_PCIE1] = { .genpd = { .name = "pcie1", }, .bits = { .pxx = IMX8M_PCIE1_SW_Pxx_REQ, .map = IMX8M_PCIE1_A53_DOMAIN, }, .pgc = BIT(IMX8M_PGC_PCIE1), }, [IMX8M_POWER_DOMAIN_USB_OTG1] = { .genpd = { .name = "usb-otg1", }, .bits = { .pxx = IMX8M_OTG1_SW_Pxx_REQ, .map = IMX8M_OTG1_A53_DOMAIN, }, .pgc = BIT(IMX8M_PGC_OTG1), }, [IMX8M_POWER_DOMAIN_USB_OTG2] = { .genpd = { .name = "usb-otg2", }, .bits = { .pxx = IMX8M_OTG2_SW_Pxx_REQ, .map = IMX8M_OTG2_A53_DOMAIN, }, .pgc = BIT(IMX8M_PGC_OTG2), }, [IMX8M_POWER_DOMAIN_DDR1] = { .genpd = { .name = "ddr1", }, .bits = { .pxx = IMX8M_DDR1_SW_Pxx_REQ, .map = IMX8M_DDR2_A53_DOMAIN, }, .pgc = BIT(IMX8M_PGC_DDR1), }, [IMX8M_POWER_DOMAIN_GPU] = { .genpd = { .name = "gpu", }, .bits = { .pxx = IMX8M_GPU_SW_Pxx_REQ, .map = IMX8M_GPU_A53_DOMAIN, .hskreq = IMX8M_GPU_HSK_PWRDNREQN, .hskack = IMX8M_GPU_HSK_PWRDNACKN, }, .pgc = BIT(IMX8M_PGC_GPU), }, [IMX8M_POWER_DOMAIN_VPU] = { .genpd = { .name = "vpu", }, .bits = { .pxx = IMX8M_VPU_SW_Pxx_REQ, .map = IMX8M_VPU_A53_DOMAIN, .hskreq = IMX8M_VPU_HSK_PWRDNREQN, .hskack = IMX8M_VPU_HSK_PWRDNACKN, }, .pgc = BIT(IMX8M_PGC_VPU), .keep_clocks = true, }, [IMX8M_POWER_DOMAIN_DISP] = { .genpd = { .name = "disp", }, .bits = { .pxx = IMX8M_DISP_SW_Pxx_REQ, .map = IMX8M_DISP_A53_DOMAIN, .hskreq = IMX8M_DISP_HSK_PWRDNREQN, .hskack = IMX8M_DISP_HSK_PWRDNACKN, }, .pgc = BIT(IMX8M_PGC_DISP), }, [IMX8M_POWER_DOMAIN_MIPI_CSI1] = { .genpd = { .name = "mipi-csi1", }, .bits = { .pxx = IMX8M_MIPI_CSI1_SW_Pxx_REQ, .map = IMX8M_MIPI_CSI1_A53_DOMAIN, }, .pgc = BIT(IMX8M_PGC_MIPI_CSI1), }, [IMX8M_POWER_DOMAIN_MIPI_CSI2] = { .genpd = { .name = "mipi-csi2", }, .bits = { .pxx = IMX8M_MIPI_CSI2_SW_Pxx_REQ, .map = IMX8M_MIPI_CSI2_A53_DOMAIN, }, .pgc = BIT(IMX8M_PGC_MIPI_CSI2), }, [IMX8M_POWER_DOMAIN_PCIE2] = { .genpd = { .name = "pcie2", }, .bits = { .pxx = IMX8M_PCIE2_SW_Pxx_REQ, .map = IMX8M_PCIE2_A53_DOMAIN, }, .pgc = BIT(IMX8M_PGC_PCIE2), }, }; static const struct regmap_range imx8m_yes_ranges[] = { regmap_reg_range(GPC_LPCR_A_CORE_BSC, GPC_PU_PWRHSK), regmap_reg_range(GPC_PGC_CTRL(IMX8M_PGC_MIPI), GPC_PGC_SR(IMX8M_PGC_MIPI)), regmap_reg_range(GPC_PGC_CTRL(IMX8M_PGC_PCIE1), GPC_PGC_SR(IMX8M_PGC_PCIE1)), regmap_reg_range(GPC_PGC_CTRL(IMX8M_PGC_OTG1), GPC_PGC_SR(IMX8M_PGC_OTG1)), regmap_reg_range(GPC_PGC_CTRL(IMX8M_PGC_OTG2), GPC_PGC_SR(IMX8M_PGC_OTG2)), regmap_reg_range(GPC_PGC_CTRL(IMX8M_PGC_DDR1), GPC_PGC_SR(IMX8M_PGC_DDR1)), regmap_reg_range(GPC_PGC_CTRL(IMX8M_PGC_GPU), GPC_PGC_SR(IMX8M_PGC_GPU)), regmap_reg_range(GPC_PGC_CTRL(IMX8M_PGC_VPU), GPC_PGC_SR(IMX8M_PGC_VPU)), regmap_reg_range(GPC_PGC_CTRL(IMX8M_PGC_DISP), GPC_PGC_SR(IMX8M_PGC_DISP)), regmap_reg_range(GPC_PGC_CTRL(IMX8M_PGC_MIPI_CSI1), GPC_PGC_SR(IMX8M_PGC_MIPI_CSI1)), regmap_reg_range(GPC_PGC_CTRL(IMX8M_PGC_MIPI_CSI2), GPC_PGC_SR(IMX8M_PGC_MIPI_CSI2)), regmap_reg_range(GPC_PGC_CTRL(IMX8M_PGC_PCIE2), GPC_PGC_SR(IMX8M_PGC_PCIE2)), }; static const struct regmap_access_table imx8m_access_table = { .yes_ranges = imx8m_yes_ranges, .n_yes_ranges = ARRAY_SIZE(imx8m_yes_ranges), }; static const struct imx_pgc_domain_data imx8m_pgc_domain_data = { .domains = imx8m_pgc_domains, .domains_num = ARRAY_SIZE(imx8m_pgc_domains), .reg_access_table = &imx8m_access_table, .pgc_regs = &imx7_pgc_regs, }; static const struct imx_pgc_domain imx8mm_pgc_domains[] = { [IMX8MM_POWER_DOMAIN_HSIOMIX] = { .genpd = { .name = "hsiomix", }, .bits = { .pxx = 0, /* no power sequence control */ .map = 0, /* no power sequence control */ .hskreq = IMX8MM_HSIO_HSK_PWRDNREQN, .hskack = IMX8MM_HSIO_HSK_PWRDNACKN, }, .keep_clocks = true, }, [IMX8MM_POWER_DOMAIN_PCIE] = { .genpd = { .name = "pcie", }, .bits = { .pxx = IMX8MM_PCIE_SW_Pxx_REQ, .map = IMX8MM_PCIE_A53_DOMAIN, }, .pgc = BIT(IMX8MM_PGC_PCIE), }, [IMX8MM_POWER_DOMAIN_OTG1] = { .genpd = { .name = "usb-otg1", .flags = GENPD_FLAG_ACTIVE_WAKEUP, }, .bits = { .pxx = IMX8MM_OTG1_SW_Pxx_REQ, .map = IMX8MM_OTG1_A53_DOMAIN, }, .pgc = BIT(IMX8MM_PGC_OTG1), }, [IMX8MM_POWER_DOMAIN_OTG2] = { .genpd = { .name = "usb-otg2", .flags = GENPD_FLAG_ACTIVE_WAKEUP, }, .bits = { .pxx = IMX8MM_OTG2_SW_Pxx_REQ, .map = IMX8MM_OTG2_A53_DOMAIN, }, .pgc = BIT(IMX8MM_PGC_OTG2), }, [IMX8MM_POWER_DOMAIN_GPUMIX] = { .genpd = { .name = "gpumix", }, .bits = { .pxx = IMX8MM_GPUMIX_SW_Pxx_REQ, .map = IMX8MM_GPUMIX_A53_DOMAIN, .hskreq = IMX8MM_GPUMIX_HSK_PWRDNREQN, .hskack = IMX8MM_GPUMIX_HSK_PWRDNACKN, }, .pgc = BIT(IMX8MM_PGC_GPUMIX), .keep_clocks = true, }, [IMX8MM_POWER_DOMAIN_GPU] = { .genpd = { .name = "gpu", }, .bits = { .pxx = IMX8MM_GPU_SW_Pxx_REQ, .map = IMX8MM_GPU_A53_DOMAIN, .hskreq = IMX8MM_GPU_HSK_PWRDNREQN, .hskack = IMX8MM_GPU_HSK_PWRDNACKN, }, .pgc = BIT(IMX8MM_PGC_GPU2D) | BIT(IMX8MM_PGC_GPU3D), }, [IMX8MM_POWER_DOMAIN_VPUMIX] = { .genpd = { .name = "vpumix", }, .bits = { .pxx = IMX8MM_VPUMIX_SW_Pxx_REQ, .map = IMX8MM_VPUMIX_A53_DOMAIN, .hskreq = IMX8MM_VPUMIX_HSK_PWRDNREQN, .hskack = IMX8MM_VPUMIX_HSK_PWRDNACKN, }, .pgc = BIT(IMX8MM_PGC_VPUMIX), .keep_clocks = true, }, [IMX8MM_POWER_DOMAIN_VPUG1] = { .genpd = { .name = "vpu-g1", }, .bits = { .pxx = IMX8MM_VPUG1_SW_Pxx_REQ, .map = IMX8MM_VPUG1_A53_DOMAIN, }, .pgc = BIT(IMX8MM_PGC_VPUG1), }, [IMX8MM_POWER_DOMAIN_VPUG2] = { .genpd = { .name = "vpu-g2", }, .bits = { .pxx = IMX8MM_VPUG2_SW_Pxx_REQ, .map = IMX8MM_VPUG2_A53_DOMAIN, }, .pgc = BIT(IMX8MM_PGC_VPUG2), }, [IMX8MM_POWER_DOMAIN_VPUH1] = { .genpd = { .name = "vpu-h1", }, .bits = { .pxx = IMX8MM_VPUH1_SW_Pxx_REQ, .map = IMX8MM_VPUH1_A53_DOMAIN, }, .pgc = BIT(IMX8MM_PGC_VPUH1), .keep_clocks = true, }, [IMX8MM_POWER_DOMAIN_DISPMIX] = { .genpd = { .name = "dispmix", }, .bits = { .pxx = IMX8MM_DISPMIX_SW_Pxx_REQ, .map = IMX8MM_DISPMIX_A53_DOMAIN, .hskreq = IMX8MM_DISPMIX_HSK_PWRDNREQN, .hskack = IMX8MM_DISPMIX_HSK_PWRDNACKN, }, .pgc = BIT(IMX8MM_PGC_DISPMIX), .keep_clocks = true, }, [IMX8MM_POWER_DOMAIN_MIPI] = { .genpd = { .name = "mipi", }, .bits = { .pxx = IMX8MM_MIPI_SW_Pxx_REQ, .map = IMX8MM_MIPI_A53_DOMAIN, }, .pgc = BIT(IMX8MM_PGC_MIPI), }, }; static const struct regmap_range imx8mm_yes_ranges[] = { regmap_reg_range(GPC_LPCR_A_CORE_BSC, GPC_PU_PWRHSK), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_MIPI), GPC_PGC_SR(IMX8MM_PGC_MIPI)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_PCIE), GPC_PGC_SR(IMX8MM_PGC_PCIE)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_OTG1), GPC_PGC_SR(IMX8MM_PGC_OTG1)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_OTG2), GPC_PGC_SR(IMX8MM_PGC_OTG2)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_DDR1), GPC_PGC_SR(IMX8MM_PGC_DDR1)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_GPU2D), GPC_PGC_SR(IMX8MM_PGC_GPU2D)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_GPUMIX), GPC_PGC_SR(IMX8MM_PGC_GPUMIX)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_VPUMIX), GPC_PGC_SR(IMX8MM_PGC_VPUMIX)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_GPU3D), GPC_PGC_SR(IMX8MM_PGC_GPU3D)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_DISPMIX), GPC_PGC_SR(IMX8MM_PGC_DISPMIX)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_VPUG1), GPC_PGC_SR(IMX8MM_PGC_VPUG1)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_VPUG2), GPC_PGC_SR(IMX8MM_PGC_VPUG2)), regmap_reg_range(GPC_PGC_CTRL(IMX8MM_PGC_VPUH1), GPC_PGC_SR(IMX8MM_PGC_VPUH1)), }; static const struct regmap_access_table imx8mm_access_table = { .yes_ranges = imx8mm_yes_ranges, .n_yes_ranges = ARRAY_SIZE(imx8mm_yes_ranges), }; static const struct imx_pgc_domain_data imx8mm_pgc_domain_data = { .domains = imx8mm_pgc_domains, .domains_num = ARRAY_SIZE(imx8mm_pgc_domains), .reg_access_table = &imx8mm_access_table, .pgc_regs = &imx7_pgc_regs, }; static const struct imx_pgc_domain imx8mp_pgc_domains[] = { [IMX8MP_POWER_DOMAIN_MIPI_PHY1] = { .genpd = { .name = "mipi-phy1", }, .bits = { .pxx = IMX8MP_MIPI_PHY1_SW_Pxx_REQ, .map = IMX8MP_MIPI_PHY1_A53_DOMAIN, }, .pgc = BIT(IMX8MP_PGC_MIPI1), }, [IMX8MP_POWER_DOMAIN_PCIE_PHY] = { .genpd = { .name = "pcie-phy1", }, .bits = { .pxx = IMX8MP_PCIE_PHY_SW_Pxx_REQ, .map = IMX8MP_PCIE_PHY_A53_DOMAIN, }, .pgc = BIT(IMX8MP_PGC_PCIE), }, [IMX8MP_POWER_DOMAIN_USB1_PHY] = { .genpd = { .name = "usb-otg1", }, .bits = { .pxx = IMX8MP_USB1_PHY_Pxx_REQ, .map = IMX8MP_USB1_PHY_A53_DOMAIN, }, .pgc = BIT(IMX8MP_PGC_USB1), }, [IMX8MP_POWER_DOMAIN_USB2_PHY] = { .genpd = { .name = "usb-otg2", }, .bits = { .pxx = IMX8MP_USB2_PHY_Pxx_REQ, .map = IMX8MP_USB2_PHY_A53_DOMAIN, }, .pgc = BIT(IMX8MP_PGC_USB2), }, [IMX8MP_POWER_DOMAIN_MLMIX] = { .genpd = { .name = "mlmix", }, .bits = { .pxx = IMX8MP_MLMIX_Pxx_REQ, .map = IMX8MP_MLMIX_A53_DOMAIN, .hskreq = IMX8MP_MLMIX_PWRDNREQN, .hskack = IMX8MP_MLMIX_PWRDNACKN, }, .pgc = BIT(IMX8MP_PGC_MLMIX), .keep_clocks = true, }, [IMX8MP_POWER_DOMAIN_AUDIOMIX] = { .genpd = { .name = "audiomix", }, .bits = { .pxx = IMX8MP_AUDIOMIX_Pxx_REQ, .map = IMX8MP_AUDIOMIX_A53_DOMAIN, .hskreq = IMX8MP_AUDIOMIX_PWRDNREQN, .hskack = IMX8MP_AUDIOMIX_PWRDNACKN, }, .pgc = BIT(IMX8MP_PGC_AUDIOMIX), .keep_clocks = true, }, [IMX8MP_POWER_DOMAIN_GPU2D] = { .genpd = { .name = "gpu2d", }, .bits = { .pxx = IMX8MP_GPU_2D_Pxx_REQ, .map = IMX8MP_GPU2D_A53_DOMAIN, }, .pgc = BIT(IMX8MP_PGC_GPU2D), }, [IMX8MP_POWER_DOMAIN_GPUMIX] = { .genpd = { .name = "gpumix", }, .bits = { .pxx = IMX8MP_GPU_SHARE_LOGIC_Pxx_REQ, .map = IMX8MP_GPUMIX_A53_DOMAIN, .hskreq = IMX8MP_GPUMIX_PWRDNREQN, .hskack = IMX8MP_GPUMIX_PWRDNACKN, }, .pgc = BIT(IMX8MP_PGC_GPUMIX), .keep_clocks = true, }, [IMX8MP_POWER_DOMAIN_VPUMIX] = { .genpd = { .name = "vpumix", }, .bits = { .pxx = IMX8MP_VPU_MIX_SHARE_LOGIC_Pxx_REQ, .map = IMX8MP_VPUMIX_A53_DOMAIN, .hskreq = IMX8MP_VPUMIX_PWRDNREQN, .hskack = IMX8MP_VPUMIX_PWRDNACKN, }, .pgc = BIT(IMX8MP_PGC_VPUMIX), .keep_clocks = true, }, [IMX8MP_POWER_DOMAIN_GPU3D] = { .genpd = { .name = "gpu3d", }, .bits = { .pxx = IMX8MP_GPU_3D_Pxx_REQ, .map = IMX8MP_GPU3D_A53_DOMAIN, }, .pgc = BIT(IMX8MP_PGC_GPU3D), }, [IMX8MP_POWER_DOMAIN_MEDIAMIX] = { .genpd = { .name = "mediamix", }, .bits = { .pxx = IMX8MP_MEDIMIX_Pxx_REQ, .map = IMX8MP_MEDIAMIX_A53_DOMAIN, .hskreq = IMX8MP_MEDIAMIX_PWRDNREQN, .hskack = IMX8MP_MEDIAMIX_PWRDNACKN, }, .pgc = BIT(IMX8MP_PGC_MEDIAMIX), .keep_clocks = true, }, [IMX8MP_POWER_DOMAIN_VPU_G1] = { .genpd = { .name = "vpu-g1", }, .bits = { .pxx = IMX8MP_VPU_G1_Pxx_REQ, .map = IMX8MP_VPU_G1_A53_DOMAIN, }, .pgc = BIT(IMX8MP_PGC_VPU_G1), }, [IMX8MP_POWER_DOMAIN_VPU_G2] = { .genpd = { .name = "vpu-g2", }, .bits = { .pxx = IMX8MP_VPU_G2_Pxx_REQ, .map = IMX8MP_VPU_G2_A53_DOMAIN }, .pgc = BIT(IMX8MP_PGC_VPU_G2), }, [IMX8MP_POWER_DOMAIN_VPU_VC8000E] = { .genpd = { .name = "vpu-h1", }, .bits = { .pxx = IMX8MP_VPU_VC8K_Pxx_REQ, .map = IMX8MP_VPU_VC8000E_A53_DOMAIN, }, .pgc = BIT(IMX8MP_PGC_VPU_VC8000E), }, [IMX8MP_POWER_DOMAIN_HDMIMIX] = { .genpd = { .name = "hdmimix", }, .bits = { .pxx = IMX8MP_HDMIMIX_Pxx_REQ, .map = IMX8MP_HDMIMIX_A53_DOMAIN, .hskreq = IMX8MP_HDMIMIX_PWRDNREQN, .hskack = IMX8MP_HDMIMIX_PWRDNACKN, }, .pgc = BIT(IMX8MP_PGC_HDMIMIX), .keep_clocks = true, }, [IMX8MP_POWER_DOMAIN_HDMI_PHY] = { .genpd = { .name = "hdmi-phy", }, .bits = { .pxx = IMX8MP_HDMI_PHY_Pxx_REQ, .map = IMX8MP_HDMI_PHY_A53_DOMAIN, }, .pgc = BIT(IMX8MP_PGC_HDMI), }, [IMX8MP_POWER_DOMAIN_MIPI_PHY2] = { .genpd = { .name = "mipi-phy2", }, .bits = { .pxx = IMX8MP_MIPI_PHY2_Pxx_REQ, .map = IMX8MP_MIPI_PHY2_A53_DOMAIN, }, .pgc = BIT(IMX8MP_PGC_MIPI2), }, [IMX8MP_POWER_DOMAIN_HSIOMIX] = { .genpd = { .name = "hsiomix", }, .bits = { .pxx = IMX8MP_HSIOMIX_Pxx_REQ, .map = IMX8MP_HSIOMIX_A53_DOMAIN, .hskreq = IMX8MP_HSIOMIX_PWRDNREQN, .hskack = IMX8MP_HSIOMIX_PWRDNACKN, }, .pgc = BIT(IMX8MP_PGC_HSIOMIX), .keep_clocks = true, }, [IMX8MP_POWER_DOMAIN_MEDIAMIX_ISPDWP] = { .genpd = { .name = "mediamix-isp-dwp", }, .bits = { .pxx = IMX8MP_MEDIA_ISP_DWP_Pxx_REQ, .map = IMX8MP_MEDIA_ISPDWP_A53_DOMAIN, }, .pgc = BIT(IMX8MP_PGC_MEDIA_ISP_DWP), }, }; static const struct regmap_range imx8mp_yes_ranges[] = { regmap_reg_range(GPC_LPCR_A_CORE_BSC, IMX8MP_GPC_PGC_CPU_MAPPING), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_NOC), GPC_PGC_SR(IMX8MP_PGC_NOC)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_MIPI1), GPC_PGC_SR(IMX8MP_PGC_MIPI1)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_PCIE), GPC_PGC_SR(IMX8MP_PGC_PCIE)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_USB1), GPC_PGC_SR(IMX8MP_PGC_USB1)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_USB2), GPC_PGC_SR(IMX8MP_PGC_USB2)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_MLMIX), GPC_PGC_SR(IMX8MP_PGC_MLMIX)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_AUDIOMIX), GPC_PGC_SR(IMX8MP_PGC_AUDIOMIX)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_GPU2D), GPC_PGC_SR(IMX8MP_PGC_GPU2D)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_GPUMIX), GPC_PGC_SR(IMX8MP_PGC_GPUMIX)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_VPUMIX), GPC_PGC_SR(IMX8MP_PGC_VPUMIX)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_GPU3D), GPC_PGC_SR(IMX8MP_PGC_GPU3D)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_MEDIAMIX), GPC_PGC_SR(IMX8MP_PGC_MEDIAMIX)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_VPU_G1), GPC_PGC_SR(IMX8MP_PGC_VPU_G1)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_VPU_G2), GPC_PGC_SR(IMX8MP_PGC_VPU_G2)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_VPU_VC8000E), GPC_PGC_SR(IMX8MP_PGC_VPU_VC8000E)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_HDMIMIX), GPC_PGC_SR(IMX8MP_PGC_HDMIMIX)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_HDMI), GPC_PGC_SR(IMX8MP_PGC_HDMI)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_MIPI2), GPC_PGC_SR(IMX8MP_PGC_MIPI2)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_HSIOMIX), GPC_PGC_SR(IMX8MP_PGC_HSIOMIX)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_MEDIA_ISP_DWP), GPC_PGC_SR(IMX8MP_PGC_MEDIA_ISP_DWP)), regmap_reg_range(GPC_PGC_CTRL(IMX8MP_PGC_DDRMIX), GPC_PGC_SR(IMX8MP_PGC_DDRMIX)), }; static const struct regmap_access_table imx8mp_access_table = { .yes_ranges = imx8mp_yes_ranges, .n_yes_ranges = ARRAY_SIZE(imx8mp_yes_ranges), }; static const struct imx_pgc_regs imx8mp_pgc_regs = { .map = IMX8MP_GPC_PGC_CPU_MAPPING, .pup = IMX8MP_GPC_PU_PGC_SW_PUP_REQ, .pdn = IMX8MP_GPC_PU_PGC_SW_PDN_REQ, .hsk = IMX8MP_GPC_PU_PWRHSK, }; static const struct imx_pgc_domain_data imx8mp_pgc_domain_data = { .domains = imx8mp_pgc_domains, .domains_num = ARRAY_SIZE(imx8mp_pgc_domains), .reg_access_table = &imx8mp_access_table, .pgc_regs = &imx8mp_pgc_regs, }; static const struct imx_pgc_domain imx8mn_pgc_domains[] = { [IMX8MN_POWER_DOMAIN_HSIOMIX] = { .genpd = { .name = "hsiomix", }, .bits = { .pxx = 0, /* no power sequence control */ .map = 0, /* no power sequence control */ .hskreq = IMX8MN_HSIO_HSK_PWRDNREQN, .hskack = IMX8MN_HSIO_HSK_PWRDNACKN, }, .keep_clocks = true, }, [IMX8MN_POWER_DOMAIN_OTG1] = { .genpd = { .name = "usb-otg1", .flags = GENPD_FLAG_ACTIVE_WAKEUP, }, .bits = { .pxx = IMX8MN_OTG1_SW_Pxx_REQ, .map = IMX8MN_OTG1_A53_DOMAIN, }, .pgc = BIT(IMX8MN_PGC_OTG1), }, [IMX8MN_POWER_DOMAIN_GPUMIX] = { .genpd = { .name = "gpumix", }, .bits = { .pxx = IMX8MN_GPUMIX_SW_Pxx_REQ, .map = IMX8MN_GPUMIX_A53_DOMAIN, .hskreq = IMX8MN_GPUMIX_HSK_PWRDNREQN, .hskack = IMX8MN_GPUMIX_HSK_PWRDNACKN, }, .pgc = BIT(IMX8MN_PGC_GPUMIX), .keep_clocks = true, }, [IMX8MN_POWER_DOMAIN_DISPMIX] = { .genpd = { .name = "dispmix", }, .bits = { .pxx = IMX8MN_DISPMIX_SW_Pxx_REQ, .map = IMX8MN_DISPMIX_A53_DOMAIN, .hskreq = IMX8MN_DISPMIX_HSK_PWRDNREQN, .hskack = IMX8MN_DISPMIX_HSK_PWRDNACKN, }, .pgc = BIT(IMX8MN_PGC_DISPMIX), .keep_clocks = true, }, [IMX8MN_POWER_DOMAIN_MIPI] = { .genpd = { .name = "mipi", }, .bits = { .pxx = IMX8MN_MIPI_SW_Pxx_REQ, .map = IMX8MN_MIPI_A53_DOMAIN, }, .pgc = BIT(IMX8MN_PGC_MIPI), }, }; static const struct regmap_range imx8mn_yes_ranges[] = { regmap_reg_range(GPC_LPCR_A_CORE_BSC, GPC_PU_PWRHSK), regmap_reg_range(GPC_PGC_CTRL(IMX8MN_PGC_MIPI), GPC_PGC_SR(IMX8MN_PGC_MIPI)), regmap_reg_range(GPC_PGC_CTRL(IMX8MN_PGC_OTG1), GPC_PGC_SR(IMX8MN_PGC_OTG1)), regmap_reg_range(GPC_PGC_CTRL(IMX8MN_PGC_DDR1), GPC_PGC_SR(IMX8MN_PGC_DDR1)), regmap_reg_range(GPC_PGC_CTRL(IMX8MN_PGC_GPUMIX), GPC_PGC_SR(IMX8MN_PGC_GPUMIX)), regmap_reg_range(GPC_PGC_CTRL(IMX8MN_PGC_DISPMIX), GPC_PGC_SR(IMX8MN_PGC_DISPMIX)), }; static const struct regmap_access_table imx8mn_access_table = { .yes_ranges = imx8mn_yes_ranges, .n_yes_ranges = ARRAY_SIZE(imx8mn_yes_ranges), }; static const struct imx_pgc_domain_data imx8mn_pgc_domain_data = { .domains = imx8mn_pgc_domains, .domains_num = ARRAY_SIZE(imx8mn_pgc_domains), .reg_access_table = &imx8mn_access_table, .pgc_regs = &imx7_pgc_regs, }; static int imx_pgc_domain_probe(struct platform_device *pdev) { struct imx_pgc_domain *domain = pdev->dev.platform_data; int ret; domain->dev = &pdev->dev; domain->regulator = devm_regulator_get_optional(domain->dev, "power"); if (IS_ERR(domain->regulator)) { if (PTR_ERR(domain->regulator) != -ENODEV) return dev_err_probe(domain->dev, PTR_ERR(domain->regulator), "Failed to get domain's regulator\n"); } else if (domain->voltage) { regulator_set_voltage(domain->regulator, domain->voltage, domain->voltage); } domain->num_clks = devm_clk_bulk_get_all(domain->dev, &domain->clks); if (domain->num_clks < 0) return dev_err_probe(domain->dev, domain->num_clks, "Failed to get domain's clocks\n"); domain->reset = devm_reset_control_array_get_optional_exclusive(domain->dev); if (IS_ERR(domain->reset)) return dev_err_probe(domain->dev, PTR_ERR(domain->reset), "Failed to get domain's resets\n"); pm_runtime_enable(domain->dev); if (domain->bits.map) regmap_update_bits(domain->regmap, domain->regs->map, domain->bits.map, domain->bits.map); ret = pm_genpd_init(&domain->genpd, NULL, true); if (ret) { dev_err(domain->dev, "Failed to init power domain\n"); goto out_domain_unmap; } if (IS_ENABLED(CONFIG_LOCKDEP) && of_property_read_bool(domain->dev->of_node, "power-domains")) lockdep_set_subclass(&domain->genpd.mlock, 1); ret = of_genpd_add_provider_simple(domain->dev->of_node, &domain->genpd); if (ret) { dev_err(domain->dev, "Failed to add genpd provider\n"); goto out_genpd_remove; } return 0; out_genpd_remove: pm_genpd_remove(&domain->genpd); out_domain_unmap: if (domain->bits.map) regmap_update_bits(domain->regmap, domain->regs->map, domain->bits.map, 0); pm_runtime_disable(domain->dev); return ret; } static void imx_pgc_domain_remove(struct platform_device *pdev) { struct imx_pgc_domain *domain = pdev->dev.platform_data; of_genpd_del_provider(domain->dev->of_node); pm_genpd_remove(&domain->genpd); if (domain->bits.map) regmap_update_bits(domain->regmap, domain->regs->map, domain->bits.map, 0); pm_runtime_disable(domain->dev); } #ifdef CONFIG_PM_SLEEP static int imx_pgc_domain_suspend(struct device *dev) { int ret; /* * This may look strange, but is done so the generic PM_SLEEP code * can power down our domain and more importantly power it up again * after resume, without tripping over our usage of runtime PM to * power up/down the nested domains. */ ret = pm_runtime_get_sync(dev); if (ret < 0) { pm_runtime_put_noidle(dev); return ret; } return 0; } static int imx_pgc_domain_resume(struct device *dev) { return pm_runtime_put(dev); } #endif static const struct dev_pm_ops imx_pgc_domain_pm_ops = { SET_SYSTEM_SLEEP_PM_OPS(imx_pgc_domain_suspend, imx_pgc_domain_resume) }; static const struct platform_device_id imx_pgc_domain_id[] = { { "imx-pgc-domain", }, { }, }; static struct platform_driver imx_pgc_domain_driver = { .driver = { .name = "imx-pgc", .pm = &imx_pgc_domain_pm_ops, }, .probe = imx_pgc_domain_probe, .remove_new = imx_pgc_domain_remove, .id_table = imx_pgc_domain_id, }; builtin_platform_driver(imx_pgc_domain_driver) static int imx_gpcv2_probe(struct platform_device *pdev) { const struct imx_pgc_domain_data *domain_data = of_device_get_match_data(&pdev->dev); struct regmap_config regmap_config = { .reg_bits = 32, .val_bits = 32, .reg_stride = 4, .rd_table = domain_data->reg_access_table, .wr_table = domain_data->reg_access_table, .max_register = SZ_4K, }; struct device *dev = &pdev->dev; struct device_node *pgc_np, *np; struct regmap *regmap; void __iomem *base; int ret; pgc_np = of_get_child_by_name(dev->of_node, "pgc"); if (!pgc_np) { dev_err(dev, "No power domains specified in DT\n"); return -EINVAL; } base = devm_platform_ioremap_resource(pdev, 0); if (IS_ERR(base)) return PTR_ERR(base); regmap = devm_regmap_init_mmio(dev, base, ®map_config); if (IS_ERR(regmap)) { ret = PTR_ERR(regmap); dev_err(dev, "failed to init regmap (%d)\n", ret); return ret; } for_each_child_of_node(pgc_np, np) { struct platform_device *pd_pdev; struct imx_pgc_domain *domain; u32 domain_index; if (!of_device_is_available(np)) continue; ret = of_property_read_u32(np, "reg", &domain_index); if (ret) { dev_err(dev, "Failed to read 'reg' property\n"); of_node_put(np); return ret; } if (domain_index >= domain_data->domains_num) { dev_warn(dev, "Domain index %d is out of bounds\n", domain_index); continue; } pd_pdev = platform_device_alloc("imx-pgc-domain", domain_index); if (!pd_pdev) { dev_err(dev, "Failed to allocate platform device\n"); of_node_put(np); return -ENOMEM; } ret = platform_device_add_data(pd_pdev, &domain_data->domains[domain_index], sizeof(domain_data->domains[domain_index])); if (ret) { platform_device_put(pd_pdev); of_node_put(np); return ret; } domain = pd_pdev->dev.platform_data; domain->regmap = regmap; domain->regs = domain_data->pgc_regs; domain->genpd.power_on = imx_pgc_power_up; domain->genpd.power_off = imx_pgc_power_down; pd_pdev->dev.parent = dev; device_set_node(&pd_pdev->dev, of_fwnode_handle(np)); ret = platform_device_add(pd_pdev); if (ret) { platform_device_put(pd_pdev); of_node_put(np); return ret; } } return 0; } static const struct of_device_id imx_gpcv2_dt_ids[] = { { .compatible = "fsl,imx7d-gpc", .data = &imx7_pgc_domain_data, }, { .compatible = "fsl,imx8mm-gpc", .data = &imx8mm_pgc_domain_data, }, { .compatible = "fsl,imx8mn-gpc", .data = &imx8mn_pgc_domain_data, }, { .compatible = "fsl,imx8mp-gpc", .data = &imx8mp_pgc_domain_data, }, { .compatible = "fsl,imx8mq-gpc", .data = &imx8m_pgc_domain_data, }, { } }; static struct platform_driver imx_gpc_driver = { .driver = { .name = "imx-gpcv2", .of_match_table = imx_gpcv2_dt_ids, }, .probe = imx_gpcv2_probe, }; builtin_platform_driver(imx_gpc_driver)
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with Cregit http://github.com/cregit/cregit
Version 2.0-RC1